

SEMICONDUCTOR

## 74VHC273 **Octal D-Type Flip-Flop**

## **General Description**

The VHC273 is an advanced high speed CMOS Octal Dtype flip-flop fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The register has a common buffered Clock (CP) which is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The Master Reset (MR) input will clear all flip-flops simultaneously. All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the  $\overline{MR}$  input.

An input protection circuit insures that 0V to 7V can be applied to the inputs pins without regard to the supply voltApril 1994 Revised April 1999 74VHC273 Octal D-Type Flip-Flop


age. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

### Features

- High Speed: f<sub>MAX</sub>= 165 MHz (typ) at V<sub>CC</sub> = 5V
- $\blacksquare$  Low power dissipation: I\_{CC} = 4  $\mu A$  (max) at T\_A = 25°C
- $\blacksquare$  High noise immunity:  $V_{NIH} = V_{NIL} = 28\%~V_{CC}$  (min)
- Power down protection is provided on all inputs
- Low noise: V<sub>OLP</sub> = 0.9V (max)
- Pin and function compatible with 74HC273

## **Ordering Code:**

		and the second se			
Order Number	Package Number			Package Description	
74VHC273M	M20B	20-Lead Small	Outline Integr	rated Circuit (SOIC), JEDEC MS	-013, 0.300 Wide
74VHC273SJ	M20D	20-Lead Small	Outline Packa	age (SOP), EIAJ TYPE II, 5.3mn	n Wide
74VHC273MTC	MTC20	20-Lead Thin S	Shrink Small C	Outline Package (TSSOP), JEDE	C MO-153, 4.4mm Wide
74VHC273N	N20A	20-Lead Plasti	c Dual-In-Line	Package (PDIP), JEDEC MS-00	01, 0.300 Wide
Surface mount packag	es are also available on T	ape and Reel. Spec	ify by appending t	the suffix letter "X" to the ordering code.	



## **Connection Diagram**


Q GN

	0	
MR -		20 - V <sub>CC</sub>
Q <sub>0</sub> —	2	19 Q <sub>7</sub>
D <sub>0</sub> —	3	18 — D <sub>7</sub>
D <sub>1</sub> —	4	17 D <sub>6</sub>
Q <sub>1</sub> —	5	16 — Q <sub>6</sub>
Q <sub>2</sub> —	6	15 — Q <sub>5</sub>
D <sub>2</sub> —	7	14 D <sub>5</sub>
D3 —	8	13 — D <sub>4</sub>
Q3 —	9	12 Q4
SND —	10	11 CP

## **Pin Descriptions**

Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
MR	Master Reset
CP	Clock Pulse Input
Q <sub>0</sub> –Q <sub>7</sub>	Data Outputs

© 1999 Fairchild Semiconductor Corporation DS011670.prf



## Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Voltage (V <sub>IN</sub> )	-0.5V to +7.0V
DC Output Voltage (V <sub>OUT</sub> )	$-0.5V$ to $V_{CC} + 0.5V$
Input Diode Current (I <sub>IK</sub> )	–20 mA
Output Diode Current (I <sub>OK</sub> )	±20 mA
DC Output Current (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> )	±75 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
Lead Temperature (T <sub>L</sub> )	
(Soldering, 10 seconds)	260°C

## Recommended Operating Conditions (Note 2)

Supply Voltage (V <sub>CC</sub> )	2.0V to +5.5V
Input Voltage (V <sub>IN</sub> )	0V to +5.5V
Output Voltage (V <sub>OUT</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>OPR</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time $(t_r, t_f)$	
$V_{CC}=3.3V\pm0.3V$	0 ns/V ~ 100 ns/V
$V_{CC}=5.0V\pm0.5V$	0 ns/V ~ 20 ns/V
Note 1: Absolute Maximum Ratings are valu	es beyond which the device

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

## **DC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub>	-	Γ <sub>A</sub> = 25°C	;	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
Cymbol		(V)	Min	Тур	Max	Min	Max	onito	Conditions	
V <sub>IH</sub>	HIGH Level Input	2.0	1.50			1.50	1			
	Voltage	3.0 - 5.5	0.7 V <sub>CC</sub>			$0.7V_{CC}$		C V		
V <sub>IL</sub>	LOW Level Input	2.0			0.50		0.50	v		
	Voltage	3.0 - 5.5			0.3 V <sub>CC</sub>		0.3 V <sub>CC</sub>	v		
V <sub>OH</sub>	HIGH Level Output	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	$I_{OH}=-50~\mu A$
	Voltage	3.0	2.9	3.0		2.9		V	or V <sub>IL</sub>	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		v		$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80		v		$I_{OH} = -8 \text{ mA}$
V <sub>OL</sub>	LOW Level Output	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	$I_{OL} = 50 \ \mu A$
	Voltage	3.0		0.0	0.1		0.1	V	or V <sub>IL</sub>	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	v	1	$I_{OL} = 4 \text{ mA}$
		4.5			0.36		0.44	v		$I_{OL} = 8 \text{ mA}$
I <sub>IN</sub>	Input Leakage	0 – 5.5			±0.1		±1.0	μA	V <sub>IN</sub> = 5.5V o	r GND
	Current							μΑ		
I <sub>CC</sub>	Quiescent Supply	5.5			4.0		40.0	μA	$V_{IN} = V_{CC} or$	GND
	Current							μΛ		

## **Noise Characteristics**

Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> =	= 25°C	Units	Conditions
	i arameter	(V)	Тур	Limits	Unita	Conditions
V <sub>OLP</sub> (Note 3)	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	0.6	0.9	V	C <sub>L</sub> = 50 pF
V <sub>OLV</sub> (Note 3)	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.6	-0.9	V	C <sub>L</sub> = 50 pF
V <sub>IHD</sub> (Note 3)	Minimum HIGH Level Dynamic Input Voltage	5.0		3.5	V	C <sub>L</sub> = 50 pF
V <sub>ILD</sub> (Note 3)	Maximum LOW Level Dynamic Input Voltage	5.0		1.5	V	C <sub>L</sub> = 50 pF

Note 3: Parameter guaranteed by design.

www.fairchildsemi.com

# 74VHC273


## **AC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub>		$T_A = 25^{\circ}C$		$T_A = -40^{\circ}$	C to +85°C	Units	Cor	Conditions	
Cymbol		(V)	Min	Тур	Max	Min	Max			lations	
f <sub>MAX</sub>	Maximum Clock	$\textbf{3.3}\pm\textbf{0.3}$	75	120		65		MHz		$C_L = 15 \text{ pF}$	
	Frequency	-	50	75		45		IVITIZ		$C_L = 50 \ pF$	
		$5.0\pm0.5$	120	165		100		MHz		$C_L = 15 \text{ pF}$	
		-	80	110		70		IVITIZ		$C_L = 50 \text{ pF}$	
t <sub>PLH</sub>	Propagation Delay	$\textbf{3.3}\pm\textbf{0.3}$		8.7	13.6	1.0	16.0	ns		$C_L = 15 \text{ pF}$	
t <sub>PHL</sub>	Time (CK - Q)	-		11.2	17.1	1.0	19.5	115		$C_L = 50 \text{ pF}$	
		$5.0\pm0.5$		5.8	9.0	1.0	10.5	ns		$C_L = 15 \text{ pF}$	
		-		7.3	11.0	1.0	12.5	115		$C_L = 50 \text{ pF}$	
t <sub>PHL</sub>	Propagation Delay	$\textbf{3.3}\pm\textbf{0.3}$		8.9	13.6	1.0	16.0			$C_L = 15 \text{ pF}$	
	Time (MR - Q)			11.4	17.1	1.0	19.5	ns		$C_L = 50 \text{ pF}$	
		$5.0\pm0.5$		5.2	8.5	1.0	10.0			$C_L = 15 \text{ pF}$	
				6.7	10.5	1.0	12.0	ns		$C_L = 50 \text{ pF}$	
t <sub>OSLH</sub>	Output to	$\textbf{3.3}\pm\textbf{0.3}$			1.5		1.5	ns	(Note 4)	$C_L = 50 \text{ pF}$	
t <sub>OSHL</sub>	Output Skew	$5.0\pm0.5$			1.0		1.0	115		$C_L = 50 \text{ pF}$	
CIN	Input Capacitance			4	10		10	pF	V <sub>CC</sub> = Oper	<u>.</u> า	
C <sub>PD</sub>	Power Dissipation			31			15. M	pF	(Note 5)		
	Capacitance					2. 4	k .				

Note 4: Parameter guaranteed by design t<sub>OSLH</sub> = |t<sub>PLL</sub>max - t<sub>PLH</sub>min]; t<sub>OSHL</sub> = |t<sub>PHL</sub>max - t<sub>PLH</sub>min]. Note 5: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I<sub>CC</sub> (opr.) = C<sub>PD</sub> \* V<sub>CC</sub> \* f<sub>IN</sub> + I<sub>CC</sub>/8 (per F/F). The total C<sub>PD</sub> when n pieces of the Flip Flop operates can be calculated by the equation: C<sub>PD</sub> (total) = 22 + 9n. AC Operating Requirements


Symbol		V <sub>cc</sub>	$T_A = 25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	
	Parameter	(V) (Note 6)	Тур	Guara	nteed Minimum	Units
t <sub>W</sub> (L)	Minimum Pulse Width (CK)	3.3		5.5	6.5	
t <sub>W</sub> (H)		5.0		5.0	5.0	ns
t <sub>W</sub> (L)	Minimum Pulse Width (MR)	3.3		5.0	6.0	20
		5.0		5.0	5.0	ns
t <sub>S</sub>	Minimum Setup Time	3.3		5.5	6.5	ns
		5.0		4.5	4.5	115
t <sub>H</sub>	Minimum Hold Time	3.3		1.0	1.0	ns
		5.0		1.0	1.0	115
t <sub>REC</sub>	Minimum Removal Time (MR)	3.3		2.5	2.5	ns
		5.0		2.0	2.0	115

Note 6:  $V_{CC}$  is  $3.3\pm0.3V$  or  $5.0\pm0.5V$ 




74VHC273

www.fairchildsemi.com



www.fairchildsemi.com



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.