

74LCX162541

Low voltage CMOS 16-bit bus buffer (3-state) with 5V tolerant inputs and outputs

Features

- 5V tolerant inputs and outputs
- High speed:
 - t_{PD} = 4.4ns (Max) at V_{CC} = 3V
- Power down protection on inputs and outputs
- Symmetrical output impedance:
 II_{OH}I = I_{OL} = 12mA (Min) at V_{CC} = 3V
- PCI bus levels guaranteed at 12mA
- Balanced propagation delays:
 - $t_{PLH} \cong t_{PHL}$
- 26Ω serie resistor in outputs
- Operating voltage range:
 - V_{CC} (Opr) = 2.0V to 3.6V
- Pin and function compatible with 74 series 162541
- Latch-up performance exceeds 500mA (JESD 17)
- ESD performance:
 - HBM > 2000V (MIL STD 883 method 3015); MM > 200V



Description

The 74LCX162541 is a low voltage CMOS 16 bit bus buffer (non-inverted) fabricated with submicron silicon gate and double-layer metal wiring C^2 MOS technology. It is ideal for low power and high speed 3.3V applications; it can be interfaced to 5V signal environment for both inputs and outputs.

This is composed of two 8-bit sections with separate output-enable signals. For either 8-bit buffers section, the 3 state control gate operates as a two input AND such that if either nG1 and nG2 are high, all outputs are in the high impedence state.

This device is designed to be used with 3 state memory address drivers, etc.

The device circuits is including 26Ω series resistance in the outputs. These resistors permit to reduce line noise in high speed applications.

All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

Order codes

Part number	Package	Packaging
74LCX162541TTR	TSSOP48	Tape and reel

February 2007

Contents

1	Logic symbols and I/O equivalent circuit
2	Pin settings 4
	2.1 Pin connection
	2.2 Pin description 5
3	Logic states
	3.1 Truth table
4	Maximum rating
	4.1 Recommended operating conditions 6
5	Electrical characteristics7
6	Electrical characteristics 7 Test circuit 9 Waveforms 10
7	Waveforms
8	Package mechanical data 11
9	Revision history



57

1 Logic symbols and I/O equivalent circuit






Figure 1. IEC logic symbols






2 Pin settings

2.1 Pin connection







2.2 Pin description

Table 1. Pin description

Pin N°	Symbol	Name and function
1, 48	<u>1G1, 1G2</u>	Output enable inputs
2, 3, 5, 6, 8, 9, 11, 12	1Y1 to 1Y8	Data outputs
13, 14, 16, 17, 19, 20, 22, 23	2Y1 to 2Y8	Data outputs
24, 25	2G1, 2G2	Output enable inputs
36, 35, 33, 32, 30, 29, 27, 26	2A1 to 2A8	Data outputs
47, 46, 44, 43, 41, 40, 38, 37	1A1 to 1A8	Data outputs
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0V)
7, 18, 31, 42	V _{CC}	Positive supply voltage

3 Logic states

3.1 Truth table



Table 2. Truth table

	Inputs		
G1	G2	An	Yn
Н	Х	Х	Z
Х	Н	Х	Z
L	L	Н	Н
L	L	L	L

Note:

X : Do not care

Z : High impedance



4 Maximum rating

Stressing the device above the rating listed in the "absolute maximum ratings" table may cause permanent damage to the device. these are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. refer also to the STMicroelectronics sure program and other relevant quality documents.

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage	-0.5 to +7.0	V
VI	DC input voltage	-0.5 to +7.0	V
Vo	DC output voltage (OFF state)	-0.5 to +7.0	V
Vo	DC output voltage (high or low state) ⁽¹⁾	-0.5 to V _{CC} + 0.5	V
Ι _{ΙΚ}	DC input diode current	-50	mA
I _{ОК}	DC output diode current ⁽²⁾	-50	mA
۱ ₀	DC output current	±50	mA
I _{CC}	DC supply current per supply pin	± 100	mA
I _{GND}	DC ground current per supply pin	± 100	mA
T _{stg}	Storage temperature	-65 to +150	°C
TL	Lead temperature (10 sec)	300	°C

Table 3.	Absolute	maximum	ratings
	Abounde	maximum	ruungo

- 1. I_O absolute maximum rating must be observed
- 2. V_O < GND

4.1 Recommended operating conditions

Table 4. Recommended operating conditions

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage ⁽¹⁾	2.0 to 3.6	V
VI	Input voltage	0 to 5.5	V
V _O	Output voltage (OFF state)	0 to 5.5	V
V _O	Output voltage (high or low state)	0 to V _{CC}	V
I _{OH} , I _{OL}	High or low level output current ($V_{CC} = 3.0$ to 3.6V)	± 12	mA
I _{OH} , I _{OL}	High or low level output current ($V_{CC} = 2.7V$)	± 8	mA
T _{op}	Operating temperature	-40 to 85	°C
dt/dv	Input rise and fall time ⁽²⁾	0 to 10	ns/V

1. Truth table guaranteed: 1.5V to 3.6V

2. V_{IN} from 0.8V to 2V at V_{CC} = 3.0V



5 Electrical characteristics

		Te	est condition	Va	ue	
Symbol	Parameter	v _{cc}		-40 to 85 °C		Unit
		(V)		Min	Max	
$V_{\rm IH}$	High level input voltage	2.7 to 3.6		2.0		V
V _{IL}	Low level input voltage	2.7 10 5.0			0.8	V
		2.7 to 3.6	I _O = -100 μA	V _{CC} -0.2		
M	High level output	2.7	I _O = -8 mA	2.0		V
V _{OH}	voltage		I _O = -6 mA	2.4		V
		3.0	l _O = -12 mA	2.0		
		2.7 to 3.6	I _O = 100 μA		0.2	
V	Low level output	2.7	l _O = 8 mA	~	0.6	v
V _{OL}	voltage	0.0	I _O = 6 mA		0.55	v
		3.0	l _O = 12 mA		0.8	
I _I	Input leakage current	2.7 to 3.6	$V_{\rm I} = 0$ to 5.5V		± 5	μA
I _{off}	Power OFF leakage current	0	V _I or V _O = 5.5V		10	μA
I _{OZ}	High impedance output leakage current	2.7 to 3.6	$V_{I} = V_{IH} \text{ or } V_{IL}$ $V_{O} = 0 \text{ to } V_{CC}$		± 5	μA
1	Quiescent supply	0.740.0.0	$V_I = V_{CC}$ or GND		20	^
ICC	current	2.7 to 3.6	$V_{\rm I}$ or $V_{\rm O}$ = 3.6 to 5.5V		± 20	μA
ΔI_{CC}	I _{CC} incr. per Input	2.7 to 3.6	V _{IH} = V _{CC} - 0.6V		500	μA

Table 5. DC specification

Table 6. Dynamic switching characteristics

		Tes	st condition		Value		
Symbol	Parameter	v _{cc}		T,	₄ = 25 °	C	Unit
		(V)		Min	Тур	Max	
V _{OLP}	Dynamic low level	3.3	C _L = 50pF V _{IL} = 0V, V _{IH} = 3.3V		0.8		V
V _{OLV}	quiet output ⁽¹⁾	3.5	$V_{IL} = 0V, V_{IH} = 3.3V$		-0.8		v

 Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is measured in the LOW state.



			Test Condition				Value					
Symbol	Parameter	v _{cc}			V_{CC} C_L R_L $t_s = t_r$ -40 to 85 °C		C _L R _L		CL	-40 to 85 °C		Unit
		(V)	(pF)	(Ω)	(Ω) (ns)		Max					
t _{PLH} t _{PHL}	Propagation	2.7	50	500	2.5	1.5	5.6	ns				
	delay time	3.0 to 3.6	50	500	2.0	1.5	4.4	115				
t _{PZL} t _{PZH}	Output enable	2.7	50	500	2.5	1.5	6.3	nc				
PZL PZH	time	3.0 to 3.6	50	50	500	2.0	1.5	5.9	ns			
t _{PLZ} t _{PHZ}	Output disable	2.7	50	500	2.5	1.5	6.3	ns				
PLZ PHZ	time	3.0 to 3.6	50	500	2.0	1.5	5.9	115				
t _{OSLH} t _{OSHL}	Output to output skew time ⁽¹⁾ ⁽²⁾	3.0 to 3.6	50	500	2.5		1.0	ns				

Table 7. AC electrical characteristics

 Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW (t_{OSLH} = | t_{PLHm} - t_{PLHn}|, $t_{OSHL} = |t_{PHLm} - t_{PHLn}|)$

2. Parameter guaranteed by design


Table 8. Capacitive characteristics

	ter guaranteed by design Capacitive characteristics	;	A 32 - A 9	-			
Symbol	Parameter	Te: V _{CC}	st Condition	Т	Value A = 25 °	С	Unit
		(V)		Min	Тур	Max	
C _{IN}	Input capacitance				4		pF
C _{OUT}	Output capacitance				10		pF
C _{PD}	Power dissipation capacitance ⁽¹⁾	3.3	$f_{IN} = 10MHz$ $V_{IN} = 0 \text{ or } V_{CC}$		50		pF

 C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I_{CC(opr)} = C_{PD} x V_{CC} x f_{IN} + I_{CC}/16 (per circuit) 1.



6 Test circuit






Figure 5. Test circuit

Test	Switch
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V
t _{PZH} , t _{PHZ}	GND

.

 $C_L = 50 pF$ or equivalent (includes jig and probe capacitance)

 $R_L = R_1 = 500\Omega$ or equivalent


 $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)

3-




57

Waveforms 7










8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com






	TSSOP48 MECHANICAL DATA								
DIM.	mm.			inch					
DIM.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.			
А			1.2			0.047			
A1	0.05		0.15	0.002		0.006			
A2		0.9			0.035				
b	0.17		0.27	0.0067		0.011			
С	0.09		0.20	0.0035		0.0079			
D	12.4		12.6	0.488		0.496			
E		8.1 BSC			0.318 BSC				
E1	6.0		6.2	0.236		0.244			
е		0.5 BSC		A	0.0197 BSC				
к	0°		8°	4 00 10		8°			
L	0.45		0.75	0.018		0.030			





DIM.	mm.			inch		
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
А			330			12.992
С	12.8		13.2	0.504		0.519
D	20.2			0.795		
Ν	60			2.362		
Т			30.4			1.197
Ao	8.7		8.9	0.343		0.350
Во	13.1		13.3	0.516		0.524
Ко	1.5		1.7	0.059		0.067
Po	3.9		4.1	0.153		0.161
Р	11.9		12.1	0.468		0.476



9 Revision history

Table 9. Revision history

Date	Revision	Changes	
15-Sep-2004	2	Ordering Codes Revision - pag. 1.	
06-Feb-2007	3	Document reformatted, temperature ranges updated	





Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OF WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OF SYSTEMS WHERE FAILURE OF MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OF ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

