


© 1999 Fairchild Semiconductor Corporation DS010933

# 74ACTQ652




#### **Functional Description**

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both.

The select (SAB, SBA) controls can multiplex stored and real-time.

The examples in Figure 1 demonstrate the four fundamental bus-management functions that can be performed with the Octal bus transceivers and receivers. Data on the A or B data bus, or both can be stored in the internal D-type flip-flop by LOW-to-HIGH transitions at the appropriate Clock Inputs (CPAB, CPBA) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.



#### Absolute Maximum Ratings(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (I <sub>IK</sub> )	
$V_{I} = -0.5V$	–20 mA
$V_{I} = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VI)	–0.5V to V <sub>CC</sub> + 0.5V
DC Output Diode Current (I <sub>OK</sub> )	
$V_0 = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	-0.5V to V <sub>CC</sub> + 0.5V
DC Output Source	
or Sink Current (I <sub>O</sub> )	± 50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	± 50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
DC Latch-Up Source	
or Sink Current	± 300 mA
Junction Temperature (T <sub>J</sub> )	
PDIP	140°C

## Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	4.5V to 5.5V
Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate $\Delta V/\Delta t$	
V <sub>IN</sub> from 0.8V to 2.0V	
V <sub>CC</sub> @ 4.5V, 5.5V	125 mV/ns

50 mA Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.
140°C

### **DC Electrical Characteristics**

Symbol	Parameter	Vcc	T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C	Units	Conditions
		(V)	Тур	Gu	aranteed Limits	0	Conditions
VIH	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$
VIL	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$
V <sub>OH</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I <sub>OUT</sub> = -50 μA
	Output Voltage	5.5	5.49	5.4	5.4	v	1 <sub>00</sub> τ = -30 μA
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 3)
V <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I <sub>OUT</sub> = 50 μA
	Output Voltage	5.5	0.001	0.1	0.1	v	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 3)
I <sub>IN</sub> Max	Maximum Input	5.5		± 0.1	± 1.0	μΑ	$V_1 = V_{CC}$ , GND
	Leakage Current	5.5		± 0.1	1.0		$v_{I} = v_{CC}$ , GND
I <sub>OZT</sub>	Maximum I/O	5.5		± 0.6	± 6.0	μΑ	$V_I = V_{IL}, V_{IH}$
	Leakage Current	0.0		± 0.0			$V_{O} = V_{CC}, GND$
сст	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$
OLD	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max
онр	Output Current (Note 4)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min
00	Maximum Quiescent	5.5		8.0	80.0	μA	$V_{IN} = V_{CC}$ or GND
	Supply Current	0.0		0.0	00.0	μ.,	
V <sub>OLP</sub>	Maximum HIGH Level	5.0	1.1	1.5		V	Figure 2Figure 3
	Output Noise	0.0		1.0			(Note 5)(Note 6)
V <sub>OLV</sub>	Maximum LOW Level	5.0	-0.6	-1.2		v	Figure 2Figure 3
	Output Noise	0.0				v	(Note 5)(Note 6)
V <sub>IHD</sub>	Minimum HIGH Level	5.0	1.9	2.2		v	(Note 5)(Note 7)
	Dynamic Input Voltage	5.0	1.5	2.2		v	

### DC Electrical Characteristics (Continued)

Symbol Parameter		$V_{CC}$ $T_{A} = +25^{\circ}C$ $T_{A} = -40^{\circ}C$ to +85		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions	
Cymbol	runneter	(V)	Тур	Guaranteed Limits		onno	Conditions
V <sub>ILD</sub>	Maximum LOW Level	5.0	1.2	0.8		V	(Note 5)(Note 7)
	Dynamic Input Voltage	5.0	1.2	0.8		v	

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: PDIP package.

Note 6: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

Note 7: Max number of data inputs (n) switching. (n – 1) inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold ( $V_{ILD}$ ), 0V to threshold ( $V_{IHD}$ ), f = 1 MHz.

#### **AC Electrical Characteristics**

		V <sub>cc</sub>	T <sub>A</sub> = +25°C			$T_A = -40^{\circ}C$ to $+85^{\circ}C$			
Symbol Parameter	Parameter	(V)	C <sub>L</sub> = 50 pF			$C_L = 50 \text{ pF}$		Units	
		(Note 8)	Min	Тур	Max	Min	Max		
f <sub>MAX</sub>	Maximum Clock Frequency	5.0				See.		MHz	
t <sub>PLH</sub>	Propagation Delay	5.0	2.0	7.0	9.5	2.0	10.0	ns	
t <sub>PHL</sub>	Clock to Bus	5.0	2.0	7.0	9.5	2.0 10.0	115		
t <sub>PLH</sub>	Propagation Delay	5.0	2.0	6.5	9.0	2.0	9.5	ns	
t <sub>PHL</sub>	Bus to Bus	5.0	2.0		9.0	2.0	9.0	115	
t <sub>PLH</sub>	Propagation Delay	5.0	2.5	6.5	10.0	25	10.5	20	
t <sub>PHL</sub>	SBA or SAB to A or B	5.0	2.5	0.5	0.0	2.5	10.5	ns	
t <sub>PZH</sub>	Enable Time	5.0	2.0	7.0	10.5	2.0	11.0		
t <sub>PZL</sub>	OEBA to A (Note 8)	5.0	2.0	7.0	10.5	2.0	11.0	ns	
t <sub>PHZ</sub>	Disable Time	5.0	1.0	5.0	8.0	1.0	8.5		
t <sub>PLZ</sub>	OEBA to A (Note 8)	5.0							
t <sub>PZH</sub>	Enable Time	5.0	50 20	5.0 2.0	7.0 10.5	10 F	2.0	11.0	I
t <sub>PZL</sub>	OEAB to B	3.0	2.0	7.0	10.5	2.0	11.0		
t <sub>PHZ</sub>	Disable Time	5.0	1.0	5.0	8.0	1.0	8.5	ns	
t <sub>PLZ</sub>	OEAB to B	5.0 1.	1.0	5.0	0.0	1.0	0.5	115	
t <sub>s</sub> (H)	Setup Time, HIGH or	5.0	3.0			3.0		ns	
t <sub>s</sub> (L)	LOW, Bus to Clock	5.0	3.0			0.0		113	
t <sub>h</sub> (H)	Hold Time, HIGH or	5.0	1.5			1.5		ns	
t <sub>h</sub> (L)	LOW, Bus to Clock	5.0	1.5			1.5		115	
t <sub>w</sub> (H)	Clock Pulse Width	5.0	4.0			4.0		ne	
t <sub>w</sub> (L)	HIGH or LOW	5.0	4.0			4.0		ns	
t <sub>OSHL</sub>	Output to Output Skew (Note 9)								
t <sub>OSLH</sub>	A to B, B to A or	5.0		0.5	1.0		1.0	ns	
	Clock to Output								

Note 8: Voltage Range 5.0 is 5.0V  $\pm$  0.5V.

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any separate outputs of the same device. The specification applies to any output switching in the same direction, either HIGH-to-LOW (T<sub>OSHL</sub>) or LOW-to-HIGH (T<sub>OSLH</sub>). Parameter guaranteed by design.

#### Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
C <sub>PD</sub>	Power Dissipation Capacitance	54	pF	$V_{CC} = 5.0V$

# 74ACTQ652

#### **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

#### Equipment:

- Hewlett Packard Model 8180A Word Generator
- PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

#### Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF,  $500\Omega.$
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.



**Note A:**  $V_{OHV}$  and  $V_{OLP}$  are measured with respect to ground reference. **Note B:** Input pulses have the following characteristics: f = 1 MHz,  $t_r = 3$  ns,  $t_r = 3$  ns, skew < 150 ps.

FIGURE 2. Quiet Output Noise Voltage Waveforms

V<sub>OLP</sub>/V<sub>OLV</sub> and V<sub>OHP</sub>/V<sub>OHV</sub>:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the worst case transition for active and enable. Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

 $V_{\text{ILD}}$  and  $V_{\text{IHD}}$ :

- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next decrease the input HIGH voltage level, V<sub>IH</sub> until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.




FIGURE 3. Simultaneous Switching Test Circuit

