FAIRCHILD

SEMICONDUCTOR

74ABT899 9-Bit Latchable Transceiver with Parity Generator/Checker

General Description

The ABT899 is a 9-bit to 9-bit parity transceiver with transparent latches. The device can operate as a feed-through transceiver or it can generate/check parity from the 8-bit data busses in either direction.

The ABT899 features independent latch enables for the Ato-B direction and the B-to-A direction, a select pin for ODD/EVEN parity, and separate error signal output pins for checking parity.

Features

- Latchable transceiver with output sink of 64 mA
- Option to select generate parity and check or "feed-through" data/parity in directions A-to-B or B-to-A
- Independent latch enables for A-to-B and B-to-A directions
- Select pin for ODD/EVEN parity
- ERRA and ERRB output pins for parity checking

■ Ability to simultaneously generate and check parity

November 1992

Revised January 1999

- May be used in systems applications in place of the 543 and 280
- Analysis be used in system applications in place of the 657 and 373 (no need to change T/\overline{R} to check parity)
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50 pF and
- 250 pF loads Guaranteed simultaneous switching noise level and
- dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability
- Disable time less than enable time to avoid bus contention

Ordering Code:

Order Number	Package Number	Package Description
74ABT899CSC	M28B	28-Lead Small Outline Integrated Circuit (SOIC), MS-013, 0.300" Wide Body
74ABT899CMSA	MSA28	28-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74ABT899CQC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450" Square
Dovices also available	in Tono and Roal Specify	by appanding suffix latter "X" to the ordering code

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.



Pin Descriptions

Pin Names	Descriptions
A ₀ -A ₇	A Bus Data Inputs/Data Outputs
B ₀ –B ₇	B Bus Data Inputs/Data Outputs
APAR, BPAR	A and B Bus Parity Inputs/Outputs
ODD/EVEN	ODD/EVEN Parity Select, Active LOW for EVEN Parity
GBA, GAB	Output Enables for A or B Bus, Active LOW
SEL	Select Pin for Feed-Through or Generate Mode, LOW for Generate Mode
LEA, LEB	Latch Enables for A and B Latches, HIGH for Transparent Mode
ERRA, ERRB	Error Signals for Checking Generated Parity with Parity In, LOW if Error Occurs

Functional Description

The ABT899 has three principal modes of operation which are outlined below. These modes apply to both the A-to-B and B-to-A directions.

• Bus A (B) communicates to Bus B (A), parity is gener-ated and passed on to the B (A) Bus as BPAR (APAR). If LEB (LEA) is HIGH and the Mode Select (SEL) is LOW, the parity generated from B[0:7] (A[0:7]) can be checked and monitored by ERRB (ERRA).

 Bus A (B) communicates to Bus B (A) in a feed-through mode if <u>SEL</u> is HIGH. Parity is still generated and checked as <u>ERRA</u> and <u>ERRB</u> in the feed-through mode (can be used as an interrupt to signal a data/parity bit arrot to the <u>CDL</u>). error to the CPU).

• Independent Latch Enables (LEA and LEB) allow other permutations of generating/checking (see Function Table below).

Function Table

		مدينية			
		inputs			Operation
GAB	GBA	SEL			Pueses A and Piere 2 STATE
н	L	L	L	н	Generates parity from B[0:7] based on O/E (Note 1). Generated parity \rightarrow AF Generated parity checked against BPAR and output as ERRB.
Н	L	L	Н	Н	Generates parity from B[0:7] based on O/\overline{E} . Generated parity \rightarrow APAR. Ge ated parity checked against BPAR and output as ERRB. Generated parity a fed back through the A latch for generate/check as ERRA.
Н	L	L	X	Ľ	Generates parity from B latch data based on O/E. Generated parity \rightarrow APA Generated parity checked against latched BPAR and output as ERRB.
Н	L	H	X	Н	BPAR/B[0:7] \rightarrow APAR/A0:7] Feed-through mode. Generated parity checked against BPAR and output as ERRB.
н	L	Η	Η	Н	$\begin{array}{l} BPAR/B[0:7] \rightarrow APAR/A[0:7] \\ Feed\text{-through mode. Generated parity checked against BPAR and output a } \\ \overline{ERRB}. \end{tabular}$ Generated parity also fed back through the A latch for generate/checked } \\ \overline{ERRA}. \end{array}
L	Н	L	н	L	Generates parity for A[0:7] based on O/\overline{E} . Generated parity \rightarrow BPAR. Generated parity checked against APAR and output as ERRA.
L	Н	L	Н	Н	Generates parity from A[0:7] based on O/E. Generated parity \rightarrow BPAR. Ge ated parity checked against APAR and output as ERRA. Generated parity a fed back through the B latch for generate/check as ERRB.
L	Н	L	L	Х	Generates parity from A latch data based on O/ \overline{E} . Generated parity \rightarrow BPA Generated parity checked against latched APAR and output as ERRA.
L	Н	Н	Η	L	APAR/A[0:7] \rightarrow BPAR/B[0:7] Feed-through mode. Generated parity checked against APAR and output a ERRA.
L	Н	Н	Н	Η	APAR/A[0:7] \rightarrow BPAR/B[0:7] Feed-through mode. Generated parity checked against APAR and output a ERRA. Generated parity also fed back through the B latch for generate/check ERRB.



www.fairchildsemi.com

3

Absolute Maximum Ratings(Note 2)

Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	
Plastic	-55°C to +150°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 3)	-0.5V to +7.0V
Input Current (Note 3)	-30 mA to +5.0 mA
Voltage Applied to Any Output	
in the Disable or Power-	
Off State	-0.5V to +5.5V
in the HIGH State	–0.5V to V_{CC}
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

DC Latchup Source Current Over Voltage Latchup (I/O)

Recommended Operating Conditions

Free Air Ambient Temperature	$-40^{\circ}C$ to $+85^{\circ}C$
Supply Voltage	+4.5V to +5.5V
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
Data Input	50 mV/ns
Enable Input	20 mV/ns
Note 2: Absolute maximum ratings are values b may be damaged or have its useful life impaire under these conditions is not implied.	eyond which the device ed. Functional operation

–500 mA

10V

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

DC E	ectrical Characte	eristic	S		ব	- 32°	2 m
Symbol	Parameter	Min	Тур	Max	Units	V _{cc}	Conditions
VIH	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
VIL	Input LOW Voltage			0.8	V	37	Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA (Non I/O Pins)
V _{OH}	Output HIGH	2.5			V	Min	$I_{OH} = -3 \text{ mA}, (A_n, B_n, APAR, BPAR)$
	Voltage	2.0					$I_{OH} = -32$ mA, (A _n , B _n , APAR, BPAR)
V _{OL}	Output LOW Voltage			0.55	V	Min	$I_{OL} = 64 \text{ mA}, (A_n, B_n, APAR, BPAR)$
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA, (Non-I/O Pins)
i.							All Other Pins Grounded
IIH	Input HIGH Current			5	μΑ	Max	V _{IN} = 2.7V (Non-I/O Pins) (Note 4)
i.							V _{IN} = V _{CC} (Non-I/O Pins)
I _{BVI}	Input HIGH Current			7	μA	Max	V _{IN} = 7.0V (Non-I/O Pins)
	Breakdown Test						
I _{BVIT}	Input HIGH Current			100	μΑ	Max	$V_{IN} = 5.5V (A_n, B_n, APAR, BPAR)$
	Breakdown Test (I/O)						
IIL	Input LOW Current			-5	μΑ	Max	V _{IN} = 0.5V (Non-I/O Pins) (Note 4)
							V _{IN} = 0.0V (Non-I/O Pins)
$I_{IH} + I_{OZH}$	Output Leakage Current			50	μΑ	0V-5.5V	$V_{OUT} = 2.7V (A_n, B_n);$
							\overline{GAB} and $\overline{GBA} = 2.0 \text{V}$
$I_{IL} + I_{OZL}$	Output Leakage Current			-50	μΑ	0V-5.5V	$V_{OUT} = 0.5V (A_n, B_n);$
							$\overline{\text{GAB}}$ and $\overline{\text{GBA}} = 2.0\text{V}$
I _{OS}	Output Short-Circuit Current	-100		-275	mA	Max	V _{OUT} = 0V (A _n , B _n , APAR, BPAR)
I _{CEX}	Output HIGH Leakage Current			50	μA	Max	$V_{OUT} = V_{CC} (A_n, B_n, APAR, BPAR)$
I _{ZZ}	Bus Drainage Test			100	μA	0.0V	$V_{OUT} = 5.5V (A_n, B_n, APAR, BPAR);$
							All Others GND
I _{CCH}	Power Supply Current			250	μΑ	Max	All Outputs HIGH
I _{CCL}	Power Supply Current			34	mA	Max	All Outputs LOW, ERRA/B = HIGH (Note 5)
I _{CCZ}	Power Supply Current			250	μΑ	Max	Outputs 3-STATE All Others at V_{CC} or GND
I _{CCT}	Additional I _{CC} /Input			2.5	mA	Max	$V_I = V_{CC} - 2.1V$ All Others at V_{CC} or GND
I _{CCD}	Dynamic I _{CC} : No Load			0.4	mA/MHz	Max	Outputs Open
	(Note 4)						\overline{GAB} or $\overline{GBA} = GND$, LE = HIGH
							Non-I/O = GND or V_{CC}
		1					One bit toggling, 50% duty cycle
Note 4: G	uaranteed, but not tested.						L
Note 5: A	dd 3.75 mA for each ERR LOW.						

DC Electrical Characteristics

(PLCC pa	ckage)						
Symbol	Parameter	Min	Тур	Max	Units	V _{cc}	Conditions
-							$C_L = 50 \text{ pF}, R_L = 500\Omega$
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		0.8	1.1	V	5.0	T _A = 25°C (Note 6)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-1.3	-0.8		V	5.0	T _A = 25°C (Note 6)
V _{OHV}	Minimum HIGH Level Dynamic Output Voltage	2.5	3.0		V	5.0	T _A = 25°C (Note 8)
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	2.2	1.8		V	5.0	T _A = 25°C (Note 7)
VILD	Maximum LOW Level Dynamic Input Voltage		0.8	0.5	V	5.0	$T_A = 25^{\circ}C$ (Note 7)

Note 6: Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested. Note 7: Max number of data inputs (n) switching. n – 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{ILD}).

Guaranteed, but not tested.

Note 8: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

AC Electrical Characteristics

(SOIC and PLCC Package)

			$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$; to +85°C	
			$V_{CC} = +5.0V$		V _{CC} = 4.5	Units	
Symbol	Parameter		C _L = 50 pF		C _L = 5		
		Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	1.5	3.0	4.8	1.5	4.8	ns
t _{PHL}	A _n , to B _n	1.5	3.5	4.8	1.5	4.8	
t _{PLH}	Propagation Delay	2.5	5.9	9.2	2.5	9.2	ns
t _{PHL}	A _n , B _n to BPAR, APAR	2.5	5.8	9.2	2.5	9.2	
t _{PLH}	Propagation Delay	2.5	5.4	8.5	2.5	8.5	ns
t _{PHL}	A _n , B _n to ERRA, ERRB	2.5	5.4	8.5	2.5	8.5	
t _{PLH}	Propagation Delay	1.5	3.7	6.0	1.5	6.0	ns
t _{PHL}	APAR, BPAR to ERRA, ERRB	1.5	3.7	6.0	1.5	6.0	
t _{PLH}	Propagation Delay	2.0	4.4	6.9	2.0	6.9	ns
t _{PHL}	ODD/EVEN to APAR, BPAR	2.0	4.4	6.9	2.0	6.9	
t _{PLH}	Propagation Delay	1.8	4.0	6.0	1.8	6.0	ns
t _{PHL}	ODD/EVEN to ERRA, ERRB	1.8	4.0	6.0	1.8	6.0	
t _{PLH}	Propagation Delay	1.5	3.8	6.0	1.5	6.0	ns
t _{PHL}	SEL to APAR, BPAR	1.5	3.8	6.0	1.5	6.0	
t _{PLH}	Propagation Delay	1.5	3.2	4.6	1.5	4.6	ns
t _{PHL}	LEA, LEB to B _n , A _n	1.5	3.2	4.6	1.5	4.6	
t _{PLH}	Propagation Delay	2.5	5.9	8.8	2.5	8.8	
t _{PHL}	LEA, LEB to BPAR, APAR	2.5	5.7	8.8	2.5	8.8	ns
	Generate Mode						
t _{PLH}	Propagation Delay	1.5	3.6	5.1	1.5	5.1	ns
t _{PHL}	LEA, LEB to BPAR, APAR,	1.5	3.6	5.1	1.5	5.1	
	Feed Thru Mode						
t _{PLH}	Propagation Delay	1.6	5.4	8.4	1.6	8.4	ns
t _{PHL}	LEA, LEB to ERRA, ERRB	1.6	5.4	8.4	1.6	8.4	
t _{PZH}	Output Enable Time	1.5	3.6	6.0	1.5	6.0	ns
t _{PZL}	$\overline{\text{GBA}}$ or $\overline{\text{GAB}}$ to A_n ,	1.5	3.4	6.0	1.5	6.0	
	APAR or B _n , BPAR						
t _{PHZ}	Output Disable Time	1.0	4.0	6.0	1.0	6.0	ns
t _{PLZ}	GBA or GAB to A _n ,	1.0	3.3	6.0	1.0	6.0	
	APAR or B _n , BPAR						
t _{PLH} t _{PHL}	Propagation Delay	1.5	3.3	5.4	1.5	5.4	ns
	APAR to BPAR, BPAR to APAR	1.5	3.8	5.4	1.5	5.4	
							-

74ABT89	<u> </u>
74ABT8	ດ
74ABT	œ
74AB	F
74A	ш
74	◄
N	4
	N

AC Ele	ctrical Characteristics						
(SSOP Packa	ige)	1					I
			$T_A = +25^{\circ}C$		T _A = -40°C	C to +85°C	
Symbol	Parameter		$V_{CC} = +5.0V$		$V_{CC} = 4.5$	5V–5.5V	Units
			$C_L = 50 \text{ pF}$		C _L = 5	50 pF	
		Min	Тур	Max	Min	Мах	
t _{PLH}	Propagation Delay	1.5	3.0	5.3	1.5	5.3	ns
t _{PHL}	A _n , to B _n	1.5	3.5	5.3	1.5	5.3	
t _{PLH}	Propagation Delay	2.5	5.9	9.9	2.5	9.9	ns
t _{PHL}	A _n , B _n to BPAR, APAR	2.5	5.8	9.9	2.5	9.9	
t _{PLH}	Propagation Delay	2.5	5.4	9.4	2.5	9.4	ns
t _{PHL}	A _n , B _n to ERRA, ERRB	2.5	5.4	9.4	2.5	9.4	
t _{PLH}	Propagation Delay	1.5	3.7	6.5	1.5	6.5	ns
t _{PHL}	APAR, BPAR to ERRA, ERRB	1.5	3.7	6.5	1.5	6.5	
t _{PLH}	Propagation Delay	2.0	4.4	7.4	2.0	7.4	ns
t _{PHL}	ODD/EVEN to APAR, BPAR	2.0	4.4	7.4	2.0	7.4	
t _{PLH}	Propagation Delay	1.8	4.0	6.5	1.8	6.5	ns
t _{PHL}	ODD/EVEN to ERRA, ERRB	1.8	4.0	6.5	1.8	6.5	
t _{PLH}	Propagation Delay	1.5	3.8	6.5	1.5	6.5	ns
t _{PHL}	SEL to APAR, BPAR	1.5	3.8	6.5	1.5	6.5	
t _{PLH}	Propagation Delay	1.5	3.2	5.1	1.5	5.1	ns
t _{PHL}	LEA, LEB to B _n , A _n	1.5	3.2	5.1	1.5	5.1	
t _{PLH}	Propagation Delay	2.5	5.9	9.2	2.5	9.2	
t _{PHL}	LEA, LEB to BPAR, APAR	2.5	5.7	9.2	2.5	9.2	ns
	Generate Mode						
t _{PLH}	Propagation Delay	1.5	3.6	5.6	1.5	5.6	ns
t _{PHL}	LEA, LEB to BPAR, APAR,	1.5	3.6	5.6	1.5	5.6	
	Feed Thru Mode						
t _{PLH}	Propagation Delay	1.6	5.4	8.9	1.6	8.9	ns
t _{PHL}	LEA, LEB to ERRA, ERRB	1.6	5.4	8.9	1.6	8.9	
t _{PZH}	Output Enable Time	1.5	3.6	6.5	1.5	6.5	ns
t _{PZL}	GBA or GAB to An,	1.5	3.4	6.5	1.5	6.5	
	APAR or B _n , BPAR						
t _{PHZ}	Output Disable Time	1.0	4.0	6.5	1.0	6.5	ns
t _{PLZ}	GBA or GAB to An,	1.0	3.3	6.5	1.0	6.5	
	APAR or B _n , BPAR						
t _{PLH}	Propagation Delay	1.5	3.3	5.9	1.5	5.9	ns
t _{PHL}	APAR to BPAR, BPAR to APAR	1.5	3.8	5.9	1.5	5.9	

٦

AC Operating Requirements

Symbol	Parameter	T _A = - V _{CC} = C _L = -	+25°C +5.0V 50 pF	$T_A = -40^{\circ}$ $V_{CC} = 4$ $C_L =$	Units	
		Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW An,	1.5		1.5		ns
t _S (L)	APAR to LEA or B _n , BPAR to LEB	1.5		1.5		
t _H (H)	Hold Time, HIGH or LOW A _n ,	1.0		1.0		ns
t _H (L)	APAR to LEA or B _n , BPAR to LEB	1.0		1.0		
t _W (H)	Pulse Width, HIGH	3.0		3.0		ns
	LEA or LEB					

(0010 011			T _∆ = +25°C		T _△ = -40°	C to +85°C	$T_{\Delta} = -40^{\circ}$	C to +85°C	
			Vcc = +5.0V		Vcc = 4	.5V–5.5V	$V_{CC} = 4$	5V-5.5V	
			$C_1 = 50 \text{ pF}$		C, = 2	250 pF	C ₁ = 2	250 pF	
Symbol	Parameter	9.0	utputs Switc	hina	1 Output	Switching	9 Outputs	Switching	Units
			(Note 9)		(Not	e 10)	(Not	e 11)	
		Min	Тур	Max	Min	Max	Min	Max	
f TOGGLE	Max Toggle Frequency		100						MHz
t _{PLH}	Propagation Delay	1.5		6.2	2.0	7.2	2.5	9.5	
t _{PHL}	A _n to B _n	1.5		6.2	2.0	7.2	2.5	9.5	ns
t _{PLH}	Propagation Delay	1.5		6.8	2.0	8.0	2.5	10.0	ns
t _{PHL}	APAR to BPAR	1.5		6.8	2.0	8.0	2.0	10.0	
t _{PLH}	Propagation Delay	2.5		10.0	3.0	12.5	3.5	13.5	ns
t _{PHL}	A _n , B _n to BPAR, APAR	2.5		10.0	3.0	12.5	3.5	13.5	
t _{PLH}	Propagation Delay		(Note 13)		3.0	12.0	(Not	e 13)	ns
t _{PHL}	A _n , B _n to ERRA, ERRB				3.0	12.0			
t _{PLH}	Propagation Delay		(Note 13)		2.0	9.0	(Not	e 13)	ns
t _{PHL}	APAR, BPAR to ERRA, ERRB				2.0	9.0	5		
t _{PLH}	Propagation Delay		(Note 13)		2.5	9.9	(Not	e 13)	ns
t _{PHL}	ODD/EVEN to APAR, BPAR				2.5	9.9			
t _{PLH}	Propagation Delay		(Note 13)		2.0	8.8	(Not	e 13)	ns
t _{PHL}	ODD/EVEN to ERRA, ERRB			35	2.0	8.8			
t _{PLH}	Propagation Delay		(Note 13)	4 385	2.0	9.5	(Not	e 13)	ns
t _{PHL}	SEL to APAR, BPAR				2.0	9.5			
t _{PLH}	Propagation Delay	1.5	Ì	5.7 🥠	2.0	7.9	2.5	10.0	ns
t _{PHL}	LEA, LEB to B _n , A _n	1.5		5.7	2.0	7.9	2.5	10.0	
t _{PLH}	Propagation Delay	1.5		9.5	2.0	12.0	2.5	13.0	ns
t _{PHL}	LEA, LEB to BPAR, APAR	1.5		9.5	2.0	12.0	2.5	13.0	
t _{PLH}	Propagation Delay		(Note 13)		2.0	11.5	(Not	e 13)	ns
t _{PHL}	LEA, LEB to ERRA, ERRB				2.0	11.5			
t _{PZH}	Output enable time	1.5		7.0	2.0	8.5	2.5	10.5	
t _{PZL}	GBA or GAB to An,	1.5		7.0	2.0	8.5	2.5	10.5	ns
	APAR or B _n , BPAR								
t _{PHZ}	Output disable time	1.0		6.5	1		1		
t _{PLZ}	GBA or GAB to A _n ,	1.0		6.5	(Not	e 12)	(Not	e 12)	ns
	APAR or B _n , BPAR								

Note 9: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 10: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 11: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load

Note 12: The 3-STATE delay time is dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet. Note 13: Not applicable for multiple output switching.

74ABT899

Extended AC Electrical Characteristics									
(SSOP Pa	ckage)		T _▲ = +25°C		T _△ = -40°C	C to +85°C	T _▲ = −40°	C to +85°C	
			Vcc = +5.0V		Vcc = 4.	5V-5.5V	$V_{CC} = 4$	5V-5.5V	
			C ₁ = 50 pF		C ₁ = 2	50 pF	C ₁ = 2	250 pF	
Symbol	Parameter	9 Outputs Switching (Note 14)			1 Output Switching (Note 15)		9 Outputs Switching (Note 16)		Units
		Min	Тур	Max	Min	Max	Min	Max	
f TOGGLE	Max Toggle Frequency		100						MHz
t _{PLH}	Propagation Delay	1.5		6.7	2.0	7.7	2.5	10.1	
t _{PHL}	A _n to B _n	1.5		6.7	2.0	7.7	2.5	10.1	ns
t _{PLH}	Propagation Delay	1.5		7.3	2.0	8.5	2.5	10.6	ns
t _{PHL}	APAR to BPAR	1.5		7.3	2.0	8.5	2.0	10.6	
t _{PLH}	Propagation Delay	2.5		10.7	3.0	13.2	3.5	14.3	ns
t _{PHL}	A _n , B _n to BPAR, APAR	2.5		10.7	3.0	13.2	3.5	14.3	
t _{PLH}	Propagation Delay		(Note 18)		3.0	12.9	(Not	e 18)	ns
t _{PHL}	A _n , B _n to ERRA, ERRB				3.0	12.9			
t _{PLH}	Propagation Delay		(Note 18)		2.0	9.5	(Not	e 18)	ns
t _{PHL}	APAR, BPAR to ERRA, ERRB				2.0	9.5			
t _{PLH}	Propagation Delay		(Note 18)		2.5	10.4	(Not	e 18)	ns
t _{PHL}	ODD/EVEN to APAR, BPAR				2.5	10.4			
t _{PLH}	Propagation Delay		(Note 18)	X	2.0	9.3	(Not	e 18)	ns
t _{PHL}	ODD/EVEN to ERRA, ERRB		- 39		2.0	9.3			
t _{PLH}	Propagation Delay		(Note 18)	-	2.0	10.0	(Not	e 18)	ns
t _{PHL}	SEL to APAR, BPAR			G	2.0	10.0			
t _{PLH}	Propagation Delay	1.5		6.2	2.0	8.4	2.5	10.6	ns
t _{PHL}	LEA, LEB to B _n , A _n	1.5		6.2	2.0	8.4	2.5	10.6	
t _{PLH}	Propagation Delay	1.5		10.0	2.0	12.5	2.5	13.6	ns
t _{PHL}	LEA, LEB to BPAR, APAR	1.5		10.0	2.0	12.5	2.5	13.6	
t _{PLH}	Propagation Delay		(Note 18)		2.0	12.0	(Not	e 18)	ns
t _{PHL}	LEA, LEB to ERRA, ERRB				2.0	12.0			
t _{PZH}	Output enable time	1.5		7.5	2.0	9.0	2.5	11.1	
t _{PZL}	GBA or GAB to A _n ,	1.5		7.5	2.0	9.0	2.5	11.1	ns
	APAR or B _n , BPAR								
t _{PHZ}	Output disable time	1.0		7.0	1				
t _{PLZ}	GBA or GAB to A _n ,	1.0		7.0	(Note	e 17)	(Not	e 17)	ns
	APAR or B _n , BPAR								

Note 14: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 15: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 16: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load

Note 17: The 3-STATE delay time is dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet. Note 18: Not applicable for multiple output switching.

Skew							
(PLCC package)	(Note 2)						
	Parameter	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units			
		$V_{CC}=4.5V5.5V$	$V_{CC}=4.5V5.5V$				
Symbol		$C_L = 50 \text{ pF}$	C _L = 250 pF				
Symbol		9 Outputs Switching	9 Outputs Switching				
		(Note 19)	(Note 20)				
		Max	Max				
t _{OSHL}	Pin to Pin Skew	1.0	2.0	ns			
(Note 21)	HL Transitions						
t _{OSLH}	Pin to Pin Skew	1.1	2.1	ns			
(Note 21)	LH Transitions						
t _{PS}	Duty Cycle	2.0	3.5	ns			
(Note 22)	LH–HL Skew						
t _{OST}	Pin to Pin Skew	2.0	3.5	ns			
(Note 21)	LH/HL Transitions						
t _{PV}	Device to Device Skew	3.0	4.0	ns			
(Note 23)	LH/HL Transitions		s.				

Note 19: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 20: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

capacitors in the standard AC load. Note 21: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSHL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW to HIGH and/or HIGH to LOW (t_{OST}). This specification is guaranteed but not tested. Skew applies to propagation delays individually; i.e., A_n to B_n separate from LEA to A_n .

Note 22: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested. Note 23: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.

Capacitance

Symbol	Parameter	Тур	Units	Conditions T _A = 25°C
C _{IN}	Input Pin Capacitance	5.0	pF	$V_{CC} = 0V$
C _{I/O} (Note 24)	Output Capacitance	11.0	pF	$V_{CC} = 5.0V$

Note 24: CI/O is measured at frequency, f = 1 MHz, per MIL-STD-883B, Method 3012.















Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.