

October 1989 Revised October 2000

74F164A Serial-In, Parallel-Out Shift Register

General Description

The 74F164A is a high-speed 8-bit serial-in/parallel-out shift register. Serial data is entered through a 2-input AND gate synchronous with the LOW-to-HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register, setting all outputs LOW independent of the clock. The 74F164A is a faster version of the 74F164.

Features


- Typical shift frequency of 90 MHz
- Asynchronous Master Reset
- Gated serial data input
- Fully synchronous data transfers
- 74F164A is a faster version of the 74F164

Ordering Code:


Order Number	Package Number	Package Description
74F164ASC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F164ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F164APC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Pin Names	Decemention	U.L.	Input I _{IH} /I _{IL}		
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}		
A, B	Data Inputs	1.0/1.0	20 μA/-0.6 mA		
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/-0.6 mA		
MR	Master Reset Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA		
Q ₀ -Q ₇	Outputs	50/33.3	−1 mA/20 mA		

Functional Description

The 74F164A is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into ${\bf Q}_0$ the logical AND of the two data inputs (A • B) that existed before the rising clock edge. A LOW level on the Master Reset $(\overline{\rm MR})$ input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.

Mode Select Table


Operating	l	nputs	3	Outputs		
Mode	MR	Α	В	Q_0	Q ₁ -Q ₇	
Reset (Clear)	L	Х	Χ	L	L-L	
	Н	I	ı	L	q ₀ -q ₆	
Shift	Н	1	h	L	q ₀ -q ₆	
	Н	h	- 1	L	$q_0 - q_6$	
	H	h	h	Н	$q_0 - q_6$	

H(h) = HIGH Voltage Levels

L(I) = LOW Voltage Levels X = Immaterial

 $q_n =$ Lower case letters indicate the state of the referenced input or output one setup time prior to the LOW-to-HIGH clock transition.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

-65°C to +150°C

 $\begin{array}{lll} \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{V}_{CC} \mbox{ Pin Potential to Ground Pin} & -0.5\mbox{V to } +7.0\mbox{V} \end{array}$

 $\begin{array}{ll} \text{Input Voltage (Note 1)} & -0.5 \text{V to } +7.0 \text{V} \\ \text{Input Current (Note 1)} & -30 \text{ mA to } +5.0 \text{ mA} \end{array}$

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

Storage Temperature

Standard Output -0.5V to V_{CC} 3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA) ESD Last Passing Voltage (Min) 4000V

Recommended Operating Conditions

Free Air Ambient Temperature $0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

3

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics


Symbol	Parameter		Min	Тур	Max	Units	V _{CC}	Conditions	
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH	10% V _{CC}	2.5		100	V	Min	I _{OH} = -1 mA	
	Voltage	5% V _{CC}	2.7		1 4	O.	IVIII I	$I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage	10% V _{CC}	7		0.5	V	Min	I _{OL} = 20 mA	
I _{IH}	Input HIGH			· `	5.0	μА	Max	V _{IN} = 2.7V	
	Current		. 1		5.0	μΛ	IVIAX	V IN - 2.7 V	
I _{BVI}	Input HIGH Current		1		7.0	μА	Max	V _{IN} = 7.0V	
	Breakdown Test				7.0	μΛ	IVIAX	V _{IN} = 7.0 V	
I _{CEX}	Output HIGH				50	μА	Max	V _{OUT} = V _{CC}	
	Leakage Current				30	μΛ	IVIAX	v001 - vCC	
V _{ID}	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu\text{A}$	
	Test		4.75			•	0.0	All other pins grounded	
I _{OD}	Output Leakage				3.75	μА	0.0	V _{IOD} = 150 mV	
	Circuit Current				3.73	μΛ	0.0	All other pins grounded	
I _{IL}	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$	
Ios	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V	
I _{CC}	Power Supply Current			35	55	mA	Max	CP = HIGH	
								$\overline{MR} = GND, A, B = GND$	

AC EI	ectrical Characteri	stics							
			T _A = +25°C	;	T _A = -55°C	C to +125°C	T _A = 0°C	to +70°C	
Cumb al	Davamatas		V _{CC} = +5.0\	/	$V_{CC} = 5.0V$ $C_L = 50 \text{ pF}$		$V_{CC} = 5.0V$ $C_L = 50 \text{ pF}$		Units
Symbol	Parameter		C _L = 50 pF						
		Min	Тур	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	80	120		60		80		MH
t _{PLH}	Propagation Delay	3.0	4.8	7.5	2.5	9.0	3.0	7.5	ns
t_{PHL}	CP to Q _n	3.5	5.0	8.0	3.0	8.5	3.5	8.0	115
t _{PHL}	Propagation Delay	5.0	7.0	10.0	4.0	12.5	5.0	10.5	ns

AC Operating Requirements

		TA	= +25°C	$T_A = -55^{\circ}C$	C to +125°C	$T_A = 0^{\circ}C$	to +70°C	
Symbol	Parameter	$V_{CC} = +5.0V$		$V_{CC} = 5.0V$		$V_{CC} = 5.0V$		Units
		Min	Max	Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	4.5		5.5		4.5		
$t_S(L)$	A or B to CP	4.0		4.0	4	4.0		ns
t _H (H)	Hold Time, HIGH or LOW	1.0		1.0	其用	1.0		115
$t_H(L)$	A or B to CP	1.0		1.0		1.0		
t _W (H)	CP Pulse Width	4.0		4.0		4.0		ns
$t_W(L)$	HIGH or LOW	7.0	20 X	7.0		7.0		113
t _W (L)	MR Pulse Width, LOW	4.0	32	5.0		4.0		ns
t _{REC}	Recovery Time MR to CP	5.0	G	6.5		5.0		ns





14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com