

April 1988 Revised July 1999

74F113

Dual JK Negative Edge-Triggered Flip-Flop

General Description

The 74F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the flipflop will perform according to the Truth Table as long as minimum setup and hold times are observed. Input data is

transferred to the outputs on the falling edge of the clock

Asynchronous input:

LOW input to \overline{S}_D sets Q to HIGH level


Set is independent of clock


Ordering Code:

Order Number	Package Number	Package Description
74F113SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F113SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F113PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

Logic Symbols





Connection Diagram



Unit Loading/Fan Out

Din Names	Donasistics.	U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs	1.0/1.0	20 μA/-0.6 mA	
\overline{CP}_1 , \overline{CP}_2	Clock Pulse Inputs (Active Falling Edge)	1.0/4.0	20 μA/–2.4 mA	
\overline{S}_{D1} , \overline{S}_{D2}	Direct Set Inputs (Active LOW)	1.0/5.0	20 μA/-3.0 mA	
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	50/33.3	−1 mA/20 mA	


Truth Table

	Inpu	Out	puts		
SD	СР	J	K	Q	σ
L	Х	Χ	Х	Н	L
Н	~	h	h	\overline{Q}_0	Q_0
н	~	1	h	L	Н 🐠
Н	~	h	1	Н 🚜	11 11 11 11 11 11 11 11 11 11 11 11 11
Н	\sim	1	1	Q_0	\overline{Q}_0

H (h) = HIGH Voltage Level
L (I) = LOW Voltage level
]\times = HIGH-to-LOW Clock Transition $X = Immaterial
Q_0(\overline{Q}_0) = Before HIGH-to-LOW Transition of Clock
Lower case letters indicate the state of the referenced input or output prior to the HIGH-to-LOW clock transition.$

Logic Diagram

(One Half Shown)



Absolute Maximum Ratings(Note 1)

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

Standard Output $-0.5 \text{V to V}_{\text{CC}}$ 3-STATE Output -0.5 V to +5.5 V

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature 0°C to $+70^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics


Symbol	Parameter	Min	Тур	Max	Units	V _{CC}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH 10% V _{CC}	2.5	-	.75	V	Min	I _{OH} = -1 mA
	Voltage 5% V _{CC}	2.7		V.SIL-	07,		$I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW 10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA
	Voltage						
I _{IH}	Input HIGH	11		5.0		Max	V _{IN} = 2.7V
	Current			5.0	μА	IVIAX	$V_{IN} = 2.7 V$
I _{BVI}	Input HIGH Current			7.0		Max	V -70V
	Breakdown Test	,		7.0	μΑ	IVIAX	V _{IN} = 7.0V
I _{CEX}	Output HIGH			50	μА	Max	$V_{OUT} = V_{CC}$
	Leakage Current			50	μА	IVIAX	
V _{ID}	Input Leakage	4.75		V	0.0	$I_{ID} = 1.9 \mu\text{A}$	
	Test	4.75			V	0.0	All Other Pins Grounded
I _{OD}	Output Leakage			3.75	μА	0.0	V _{IOD} = 150 mV
	Circuit Current			3.75	μА	0.0	All Other Pins Grounded
I _{IL}	Input LOW Current			-0.6			$V_{IN} = 0.5V (J_n, K_n)$
				-2.4	mA	Max	$V_{IN} = 0.5V (\overline{CP}_n)$
				-3.0			$V_{IN} = 0.5V (\overline{S}_{Dn})$
l _{OZH}	Output Leakage Current			50	μА	Max	V _{OUT} = 2.7V
I _{OZL}	Output Leakage Current			-50	μА	Max	V _{OUT} = 0.5V
Ios	Output Short-Circuit Current	-60		-150	mA	Max	V _{OUT} = 0V
Icc	Power Supply Current		12	19	mA	Max	

AC Electrical Characteristics


Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	85	105		80		MHz
t _{PLH}	Propagation Delay	2.0	4.0	6.0	2.0	7.0	
t _{PHL}	\overline{CP}_n to Q_n or \overline{Q}_n	2.0	4.0	6.0	2.0	7.0	ns
t _{PLH}	Propagation Delay	2.0	4.5	6.5	2.0	7.5	
t _{PHL}	\overline{S}_{Dn} to Q_n or \overline{Q}_n	2.0	4.5	6.5	2.0	7.5	ns


AC Operating Requirements

Symbol	I Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$	
		Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	4.0		5.0		
$t_S(L)$	J_n or K_n to \overline{CP}_n	3.0	- 4	3.5		ns
t _H (H)	Hold Time, HIGH or LOW	0	. 15./	0		115
t _H (L)	J_n or K_n to \overline{CP}_n	0		0		
t _W (H)	CP _n Pulse Width	4.5	0	5.0		
$t_W(L)$	HIGH or LOW	4.5	400	5.0		ns
t _W (L)	S _{Dn} Pulse Width, LOW	4.5		5.0		ns
t _{REC}	S _{Dn} to CP _n Recovery Time	4.0		5.0		ns



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)





14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com