

April 1988 Revised October 2000

74F825 8-Bit D-Type Flip-Flop

General Description

The 74F825 is an 8-bit buffered register. It has Clock Enable and Clear features which are ideal for parity bus interfacing in high performance microprogramming systems. Also included in the 74F825 are multiple enables that allow multi-user control of the interface.


Features

- 3-STATE output
- Clock enable and clear
- Multiple output enables


Ordering Code:

Order Number	Package Number	Package Description
74F825SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F825SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.







Connection Diagram



Unit Loading/Fan Out

Din Names	December 1	U.L.	Input I _{IH} /I _{IL}		
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}		
D ₀ –D ₇	Data Inputs	1.0/1.0	20 μA/–0.6 mA		
O ₀ -O ₇	3-STATE Data Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)		
\overline{OE}_1 , \overline{OE}_2 , \overline{OE}_3	Output Enable Input	1.0/1.0	20 μA/–0.6 mA		
EN	Clock Enable	1.0/1.0	20 μA/–0.6 mA		
CLR	Clear	1.0/1.0	20 μA/–0.6 mA		
CP	Clock Input	1.0/2.0	20 μA/–1.2 mA		

Functional Description

The 74F825 consists of eight D-type edge-triggered flip-flops. This device has 3-STATE true outputs and is organized in broadside pinning. In addition to the clock and output enable pins, the buffered clock (CP) and buffered Output Enable (OE) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH CP transition. With the $\overline{\text{OE}}$ LOW the contents of the flip-flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops. The 74F825 has Clear (CLR) and Clock Enable (EN) pins.

When the CLR is LOW and the OE is LOW the outputs are LOW. When CLR is HIGH, data can be entered into the flip-flops. When EN is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When the $\overline{\text{EN}}$ is HIGH the outputs do not change state, regardless of the data or clock input transitions.

Function Table

Inputs					Internal	Output	Function			
OE	CLR	EN	СР	D	Q	0	runction			
Н	Н	L	Н	Χ	NC	Z	Hold			
Н	Н	L	L	Χ	NC	Z	Hold			
Н	Н	Н	X	Χ	NC	Z	Hold			
L	Н	H	Χ	Χ	NC	NC	Hold			
H	1	X	Χ	X	H	Z	Clear			
L	L	X	X	Χ	Н	L	Clear			
Н	Н		بر	L	Н	Z	Load			
Н	H	L	_	Н	L	Z	Load			
L	Н	L	_	L	Н	L	Data Available			
L	Н	L	_	Н	L	Н	Data Available			
L	Н	L	Н	Χ	NC	NC	No Change in Data			
L	Н	L	L	Χ	NC	NC	No Change in Data			


L = LOW Voltage Level H = HIGH Voltage Level

X = Immaterial

Z = High Impedance

= LOW-to-HIGH Transition NC = No Change

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Storage Temperature $-65^{\circ}\text{C} \text{ to } +150^{\circ}\text{C}$

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

Standard Output -0.5V to V_{CC} 3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) $\qquad \qquad \text{twice the rated I}_{\text{OL}} \, (\text{mA})$

Recommended Operating Conditions

Free Air Ambient Temperature $0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics


Symbol	Parameter	Min	Тур	Max	Units	Vcc	Conditions
V _{IH}	Input HIGH Voltage	2.0			V	AD	Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH 10% V	CC 2.5		a. X			I _{OH} = -1 mA
	Voltage 10% V	CC 2.4		75	V	Min	$I_{OH} = -3 \text{ mA}$
	5% V	CC 2.7		130	O'S	IVIII	$I_{OH} = -1 \text{ mA}$
	5% V	cc 2.7		C C			$I_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage 10% V	CC		0.5	V	Min	I _{OL} = 24 mA
I _{IH}	Input HIGH	11		5.0		Max	\/ - 2.7\/
	Current			5.0	μА	IVIAX	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current			7.0		Max	V 70V
	Breakdown Test			7.0	μА	IVIAX	V _{IN} = 7.0V
I _{CEX}	Output HIGH			50	μА	Max	V - V
	Leakage Current			30	μА	IVIAX	$V_{OUT} = V_{CC}$
V _{ID}	Input Leakage	4.75			V	0.0	$I_{ID} = 1.9 \mu\text{A}$
	Test	4.73			v	0.0	All Other Pins Grounded
l _{OD}	Output Leakage			3.75	μА	0.0	V _{IOD} = 150 mV
	Circuit Current			3.73	μА	0.0	All Other Pins Grounded
I _{IL}	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5V$
l _{OZH}	Output Leakage Current			50	μΑ	Max	V _{OUT} = 2.7V
l _{OZL}	Output Leakage Current			-50	μΑ	Max	V _{OUT} = 0.5V
los	Output Short-Circuit Current	-60		-150	mA	Max	V _{OUT} = 0V
I _{ZZ}	Buss Drainage Test			500	μΑ	0.0V	V _{OUT} = 5.25V
I _{CCZ}	Power Supply Current		75	90	mA	Max	V _O = HIGH Z

Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0$		$T_A = -55^{\circ}C$ to $+125^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0$ V $C_L = 50$ pF		Units
			C _L = 50 pF						
		Min	Тур	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	100	160		60		70		M
t _{PLH}	Propagation Delay	2.0	6.5	9.5	2.0	10.5	2.0	10.5	ns
t _{PHL}	CP to O _n	2.0	6.6	9.5	2.0	10.5	2.0	10.5	
t _{PHL}	Propagation Delay CLR to On	4.0	7.4	12.0	4.0	13.0	4.0	13.0	n
t _{PZH}	Output Enable Time	2.0	6.5	10.5	2.0	13.0	2.0	11.5	
t_{PZL}	OE to O _n	2.0	6.6	10.5	2.0	13.0	2.0	11.5	n
t _{PHZ}	Output Disable TIme	1.5	3.5	7.0	1.0	7.5	1.5	7.5	1 "
t_{PLZ}	OE to On	1.5	3.3	7.0	1.0	7.5	1.5	7.5	

AC Operating Requirements

			= +25°C	$T_A = -55^{\circ}C$ to $+125^{\circ}C$	T _A = 0°C	$T_A = 0$ °C to $+70$ °C	
Symbol	Parameter	Vcc	_C = +5.0V	$V_{CC} = +5.0V$	$V_{CC} = +5.0V$		Units
		Min	Max	Min Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	2.5		4.0	3.0		
t _S (L)	D _n to CP	2.5	- X	4.0	3.0		ns
t _H (H)	Hold Time, HIGH or LOW	2.5	100	2.5	2.5		115
$t_H(L)$	D _n to CP	2.5	1.00	2.5	2.5		
t _S (H)	Setup Time, HIGH or LOW	4.5		5.0	5.0		
t _S (L)	EN to CP	2.5	1	3.0	3.0		ns
t _H (H)	Hold Time, HIGH or LOW	2.0		3.0	1.0		115
$t_H(L)$	EN to CP	0		2.0	0		
t _W (H)	CP Pulse Width	5.0		6.0	6.0		ns
$t_W(L)$	HIGH or LOW	5.0		6.0	6.0		115
t _W (L)	CLR Pulse Width, LOW	5.0		5.0	5.0		ns
t _{REC}	CLR Recovery Time	5.0		5.0	5.0		ns





24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the

A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com