

June 1999 Revised June 2005

74LVX161284A Low Voltage IEEE 161284 Translating Transceiver

General Description

The LVX161284A contains eight bidirectional data buffers and eleven control/status buffers to implement a full IEEE 1284 compliant interface. The device supports the IEEE 1284 standard, with the exception of output slew rate, and is intended to be used in an Extended Capabilities Port mode (ECP). The pinout allows for easy connection from the Peripheral (A-side) to the Host (cable side).

Outputs on the cable side can be configured to be either open drain or high drive (\pm 14 mA) and are connected to a separate power supply pin (V $_{\rm CC}$ —cable) to allow these outputs to be driven by a higher supply voltage than the Aside. The pull-up and pull-down series termination resistance of these outputs on the cable side is optimized to drive an external cable. In addition, all inputs (except HLH) and outputs on the cable side contain internal pull-up resistors connected to the $\rm V_{CC}$ —cable supply to provide proper termination and pull-ups for open drain mode.

Outputs on the Peripheral side are standard low-drive CMOS outputs designed to interface with 3V logic. The DIR input controls data flow on the A_1-A_8/B_1-B_8 transceiver

Features

- Supports IEEE 1284 Level 1 and Level 2 signaling standards for bidirectional parallel communications between personal computers and printing peripherals with the exception of output slew rate
- Translation capability allows outputs on the cable side to interface with 5V signals
- All inputs have hysteresis to provide noise margin
- B and Y output resistance optimized to drive external cable
- B and Y outputs in high impedance mode during power down
- Inputs and outputs on cable side have internal pull-up resistors
- Flow-through pin configuration allows easy interface between the "Peripheral and Host"
- Replaces the function of two (2) 74ACT1284 devices

Ordering Code

Order Number	Package Number	Package Description
74LVX161284AMTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TUBE]
74LVX161284AMTX	_	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL]


Connection Diagram



Pin Descriptions

Pin Names	Description
HD	High Drive Enable Input (Active HIGH)
DIR	Direction Control Input
A ₁ -A ₈	Inputs or Outputs
B ₁ -B ₈	Inputs or Outputs
A ₉ -A ₁₃	Inputs
Y ₉ -Y ₁₃	Outputs
A ₁₄ -A ₁₇	Outputs
C ₁₄ -C ₁₇	Inputs
PLH _{IN}	Peripheral Logic HIGH Input
PLH	Peripheral Logic HIGH Output
HLH _{IN}	Host Logic HIGH Input
HLH	Host Logic HIGH Output

Logic Symbol




Truth Table

Inputs		Outputs		
DIR	HD			
L	L	B ₁ -B ₈ Data to A ₁ -A ₈ , and		
		A ₉ -A ₁₃ Data to Y ₉ -Y ₁₃ (Note 1)		
		C ₁₄ -C ₁₇ Data to A ₁₄ -A ₁₇		
		PLH Open Drain Mode		
L	Н	B ₁ -B ₈ Data to A ₁ -A ₈ , and		
		A ₉ -A ₁₃ Data to Y ₉ -Y ₁₃		
		C ₁₄ -C ₁₇ Data to A ₁₄ -A ₁₇		
Н	L	$A_1 - A_8$ Data to $B_1 - B_8$ (Note 2)		
		A ₉ -A ₁₃ Data to Y ₉ -Y ₁₃ (Note 1)		
		C ₁₄ -C ₁₇ Data to A ₁₄ -A ₁₇		
		PLH Open Drain Mode		
Н	Н	A ₁ -A ₈ Data to B ₁ -B ₈		
		A ₉ -A ₁₃ Data to Y ₉ -Y ₁₃		
		C ₁₄ -C ₁₇ Data to A ₁₄ -A ₁₇		

Note 1: Y₉-Y₁₃ Open Drain Outputs
Note 2: B₁-B₈ Open Drain Outputs

Logic Diagram



Absolute Maximum Ratings(Note 3)

Recommended Operating Conditions

Supply Voltage

 $\begin{array}{c} \rm V_{CC} & -0.5V \ to \ +4.6V \\ \rm V_{CC-Cable} & -0.5V \ to \ +7.0V \end{array}$

 V_{CC} —Cable $-0.5V_{CC}$ $-0.5V_{CC}$ $-0.5V_{CC}$

Input Voltage (V_I)—(Note 4)

 $\begin{array}{lll} A_1 \!\!-\!\! A_{13}, PLH_{IN}, DIR, HD & -0.5V \text{ to } V_{CC} + 0.5V \\ B_1 \!\!-\!\! B_8, C_{14} \!\!-\!\! C_{17}, HLH_{IN} & -0.5V \text{ to } +5.5V \text{ (DC)} \\ B_1 \!\!-\!\! B_8, C_{14} \!\!-\!\! C_{17}, HLH_{IN} & -2.0V \text{ to } +7.0V^* \end{array}$

*40 ns Transient

-20 mA

Output Voltage (V_O)

 $\begin{array}{lll} A_1-A_8, \, A_{14}-A_{17}, \, \text{HLH} & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \\ B_1-B_8, \, Y_9-Y_{13}, \, \text{PLH} & -0.5 \text{V to } + 5.5 \text{V (DC)} \\ B_1-B_8, \, Y_9-Y_{13}, \, \text{PLH} & -2.0 \text{V to } + 7.0 \text{V}^* \\ & & *40 \, \text{ns Transient} \end{array}$

DC Output Current (I_O)

Input Diode Current (I_{IK})—(Note 4) DIR, HD, A₉–A₁₃, PLH, HLH, C₁₄–C₁₇

Output Diode Current (I_{OK})

 $\begin{array}{ccccc} A_1-A_8, \ A_{14}-A_{17}, \ \text{HLH} & \pm 50 \ \text{mA} \\ B_1-B_8, \ Y_9-Y_{13}, \ \text{PLH} & -50 \ \text{mA} \\ \text{DC Continuous V}_{\text{CC}} \ \text{or Ground Current} & \pm 200 \ \text{mA} \\ \text{Storage Temperature} & -65^{\circ}\text{C to} + 150^{\circ}\text{C} \end{array}$

ESD (HBM) Last Passing Voltage

Supply Voltage

 $\begin{array}{c} V_{CC} & 3.0 \text{V to } 3.6 \text{V} \\ V_{CC-Cable} & 3.0 \text{V to } 5.5 \text{V} \\ \text{DC Input Voltage (V_I)} & 0 \text{V to } V_{CC} \\ \text{Open Drain Voltage (V_O)} & 0 \text{V to } 5.5 \text{V} \\ \text{Operating Temperature (T_A)} & -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C} \\ \end{array}$



+50 mA

-50 mA

-50 mA

±200 mA

-50 mA

-60 m

2000V Note 4: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		V _{CC}	V _{CC—Cable}		Units	Conditions
			(V)	(V)	Guaranteed Limits		
V _{IK}	Input Clamp		3.0	3.0	-1.2	٧	I _i = -18 mA
	Diode Voltage		3.0	3.0	-1.2	V	i = -10 IIIA
V _{IH}	Minimum	A _n , B _n , PLH _{IN} , DIR, HD	3.0-3.6	3.0-5.5	2.0		
	HIGH Level	C _n	3.0-3.6	3.0-5.5	2.3	V	
	Input Voltage	HLH _{IN}	3.0-3.6	3.0-5.5	2.6		
V _{IL}	Maximum	A _n , B _n , PLH _{IN} , DIR, HD	3.0-3.6	3.0-5.5	0.8		
	LOW Level	C _n	3.0-3.6	3.0-5.5	0.8	V	
	Input Voltage	HLH _{IN}	3.0-3.6	3.0-5.5	1.6		
ΔV_{T}	Minimum Input	A _n , B _n , PLH _{IN} , DIR, HD	3.3	5.0	0.4		V _T ⁺ -V _T ⁻
	Hysteresis	C _n	3.3	5.0	0.8	V	$V_T^+ - V_T^-$
		HLH _{IN}	3.3	5.0	0.2		$V_T^+ - V_T^-$
V _{OH}	Minimum HIGH	A _n , HLH	3.0	3.0	2.8		I _{OH} = -50 μA
	Level Output		3.0	3.0	2.4		I _{OH} = -4 mA
	Voltage	B _n , Y _n	3.0	3.0	2.0	V	I _{OH} = -14 mA
		B _n , Y _n	3.0	4.5	2.23		I _{OH} = -14 mA
		PLH	3.15	3.15	3.1		I _{OH} = -500 μA

DC Electrical Characteristics (Continued)

	Parameter		V _{CC}	V _{CC—Cable}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		
Symbol			(V)	(V)	Guaranteed Limits	Units	Conditions
V _{OL}	Maximum LOW	A _n , HLH	3.0	3.0	0.2		I _{OL} = 50 μA
	Level Output		3.0	3.0	0.4		I _{OL} = 4 mA
	Voltage	B _n , Y _n	3.0	3.0	0.8	V	I _{OL} = 14 mA
		B _n , Y _n	3.0	4.5	0.77	V	I _{OL} = 14 mA
		PLH	3.0	3.0	0.95		I _{OL} = 84 mA
		PLH	3.0	4.5	0.9		I _{OL} = 84 mA
R _D	Maximum Output	B ₁ -B ₈ , Y ₉ -Y ₁₃	3.3	3.3	60		AL (5) AL (7)
	Impedance		3.3	5.0	55	_	(Note 5)(Note 7)
	Minimum Output	B ₁ -B ₈ , Y ₉ -Y ₁₃	3.3	3.3	30	Ω	A1 (5) (A1 (7)
	Impedance		3.3	5.0	35		(Note 5)(Note 7)
R _P	Maximum Pull-Up	B ₁ -B ₈ , Y ₉ -Y _{13.}	3.3	3.3	1650		
	Resistance	C ₁₄ -C ₁₇	3.3	5.0	1650	_	
	Minimum Pull-Up	B ₁ -B ₈ , Y ₉ -Y ₁₃	3.3	3.3	1150	Ω	
	Resistance	C ₁₄ -C ₁₇	3.3	5.0	1150		
I _{IH}	Maximum Input	A ₉ -A ₁₃ , PLH _{IN} ,			3. 70		V _I = 3.6V
	Current in	HD, DIR, HLH _{IN}	3.6	3.6	1.0		
	HIGH State	C ₁₄ -C ₁₇	3.6	3.6	50.0	μА	V _I = 3.6V
		C ₁₄ -C ₁₇	3.6	5.5	100		V _I = 5.5V
I _{IL}	Maximum Input	A ₉ -A ₁₃ , PLH _{IN} ,	40.0	0.0	-1.0		1/ 0.01/
	Current in	HD, DIR, HLH _{IN}	3.6	3.6	=1.0	μА	$V_I = 0.0V$
	LOW State	C ₁₄ -C ₁₇	3.6	3.6	-3.5	mA	$V_I = 0.0V$
		C ₁₄ -C ₁₇	3.6	5.5	-5.0	mA	$V_{I} = 0.0V$
I _{OZH}	Maximum Output	A ₁ -A ₈	3.6	3.6	20	μА	V _O = 3.6V
	Disable Current	B ₁ -B ₈	3.6	3.6	50	μА	V _O = 3.6V
	(HIGH)	B ₁ -B ₈	3.6	5.5	100	μА	V _O = 5.5V
l _{OZL}	Maximum	A ₁ -A ₈	3.6	3.6	-20	μА	$V_0 = 0.0V$
	Output Disable	B ₁ -B ₈	3.6	3.6	-3.5	mA	
	Current (LOW)	B ₁ -B ₈	3.6	5.5	-5.0	mA	
I _{OFF}	Power Down	B ₁ -B ₈ , Y ₉ -Y ₁₃ ,			400		., 55,7
	Output Leakage	PLH	0.0	0.0	100	μА	V _O = 5.5V
I _{OFF}	Power Down	0 0 11111	0.0	0.0	400		\/ 5 5\/
	Input Leakage	C ₁₄ –C ₁₇ , HLH _{IN}	0.0	0.0	100	μА	$V_I = 5.5V$
I _{OFF—ICC}	PowerDown				252		A1 (a)
	Leakage to V _{CC}		0.0	0.0	250	μА	(Note 6)
I _{OFF} —ICC2	Power Down Leakage		0.0	0.0	050	^	(1)-1-0)
	to V _{CC—Cable}		0.0	0.0	250	μА	(Note 6)
I _{CC}	Maximum Supply		3.6	3.6	45	mA	V _I = V _{CC} or GND
	Current		3.6	5.5	70		V _I = V _{CC} or GND

 $\textbf{Note 5:} \ \, \textbf{Output impedance is measured with the output active LOW and active HIGH (HD = HIGH)}.$

Note 6: Power-down leakage to V_{CC} or $V_{CC—Cable}$ is tested by simultaneously forcing all pins on the cable-side (B₁–B₈, Y₉–Y₁₃, PLH, C₁₄–C₁₇ and HLH_{IN}) to 5.5V and measuring the resulting I_{CC} or I_{CC—Cable}.

Note 7: This parameter is guaranteed but not tested, characterized only.

AC Electrical Characteristics

		T _A = -40°0			
Symbol	Parameter	V _{CC} = 3.	.0V-3.6V	Units	Figure Number
	Parameter	V _{CC—Cable}	= 4.5V-5.5V		
		Min	Max		
t _{PHL}	A ₁ -A ₈ to B ₁ -B ₈	1.0	8.5	ns	Figure 1
t _{PLH}	A ₁ -A ₈ to B ₁ -B ₈	1.0	8.5	ns	Figure 2
t _{PHL}	B ₁ -B ₈ to A ₁ -A ₈	1.0	14.0	ns	Figure 3
t _{PLH}	B ₁ -B ₈ to A ₁ -A ₈	1.0	14.0	ns	Figure 3
t _{PHL}	A ₉ -A ₁₃ to Y ₉ -Y ₁₃	1.0	8.5	ns	Figure 1
t _{PLH}	A ₉ -A ₁₃ to Y ₉ -Y ₁₃	1.0	8.5	ns	Figure 2
t _{PHL}	C ₁₄ -C ₁₇ to A ₁₄ -A ₁₇	1.0	10.0	ns	Figure 3
t _{PLH}	C ₁₄ -C ₁₇ to A ₁₄ -A ₁₇	1.0	10.0	ns	Figure 3
t _{SKEW}	LH-LH or HL-HL		2.0	ns	(Note 8)
t _{PHL}	PLH _{IN} to PLH	1.0	8.5	ns	Figure 1
t _{PLH}	PLH _{IN} to PLH	1.0	8.5	ns	Figure 2
t _{PHL}	HLH _{IN} to HLH	1.0	10.0	ns	Figure 3
t _{PLH}	HLH _{IN} to HLH	1.0	12.0	ns	Figure 3
t _{PHZ}	Output Disable Time	1.0	10.0		Figure 4
t_{PLZ}	DIR to A ₁ -A ₈	1.0	10.0	ns	Figure 4
t _{PZH}	Output Enable Time	1.0	10.0		Figure F
t _{PZL}	DIR to A ₁ -A ₈	1.0	10.0	ns	Figure 5
t _{PHZ}	Output Disable Time	1.0	13.0		F: C
t_{PLZ}	DIR to B ₁ -B ₈	1.0	10.0	ns	Figure 6
t _{pEN}	Output Enable Time	1.0	8.0		Figure 2
	HD to B ₁ –B ₈ , Y ₉ –Y ₁₃	1.0	6.0	ns	Figure 2
t _{pDIS}	Output Disable Time	1.0	12.0	ns	Figure 2
•	HD to B ₁ –B ₈ , Y ₉ –Y ₁₃	1.0	12.0	115	Figure 2

Note 8: t_{SKEW} is measured for common edge output transitions and compares the measured propagation delay for a given path type:


- (i) A_1 - A_8 to B_1 - B_8 , A_9 - A_{13} to Y_9 - Y_{13}
- (ii) B_1 – B_8 to A_1 – A_8
- (iii) C₁₄-C₁₇ to A₁₄-A₁₇


Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	3	pF	$V_{CC} = 0.0V$ (HD, DIR, A_9 - A_{13} , C_{14} - C_{17} , PLH _{IN} and HLH _{IN})
C _{I/O} (Note 9)	I/O Pin Capacitance	5	pF	V _{CC} = 3.3V

Note 9: C_{I/O} is measured at frequency = 1 MHz, per MIL-STD-883B, Method 3012

AC Loading and Waveforms Pulse Generator for all pulses: Rate \leq 1.0 MHz; Z $_{O} \leq$ 500; t $_{f} \leq$ 2.5 ns, t $_{r} \leq$ 2.5 ns.








FIGURE 1. Port A to B and A to Y Propagation Delay Waveforms







FIGURE 2. Port A to B and A to Y Output Waveforms



FIGURE 3. Port B to A, C to A and HLHin to HLH Propagation Delay Waveforms







48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com