

October 1989 Revised August 1999

# 74F164A Serial-In, Parallel-Out Shift Register

#### **General Description**

The 74F164A is a high-speed 8-bit serial-in/parallel-out shift register. Serial data is entered through a 2-input AND gate synchronous with the LOW-to-HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register, setting all outputs LOW independent of the clock. The 74F164A is a faster version of the 74F164.

#### **Features**


- Typical shift frequency of 90 MHz
- Asynchronous Master Reset
- Gated serial data input
- Fully synchronous data transfers
- 74F164A is a faster version of the 74F164

#### **Ordering Code:**


Order Number	Package Number	Package Description					
74F164ASC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow					
74F164ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide					
74F164APC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide					

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Symbols**



### **Connection Diagram**



#### **Unit Loading/Fan Out**

Pin Names	Decembries	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>		
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>		
A, B	Data Inputs	1.0/1.0	20 μA/-0.6 mA		
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/–0.6 mA		
MR	Master Reset Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA		
$Q_0-Q_7$	Outputs	50/33.3	-1 mA/20 mA		

#### **Functional Description**

The 74F164A is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into  $\mathbf{Q}_0$  the logical AND of the two data inputs (A • B) that existed before the rising clock edge. A LOW level on the Master Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.


#### **Mode Select Table**

Operating	I	nputs	3	Outputs		
Mode	MR	Α	В	$Q_0$	Q <sub>1</sub> -Q <sub>7</sub>	
Reset (Clear)	L	Х	Χ	L	L-L	
	Н	I	ı	L	q <sub>0</sub> -q <sub>6</sub>	
Shift	H	ah.	h	L	q <sub>0</sub> -q <sub>6</sub>	
4.1	ijiH /	h	- 1	L	$q_0 - q_6$	
3c 34	Н	h	h	Н	q <sub>0</sub> -q <sub>6</sub>	

H(h) = HIGH Voltage Levels L(l) = LOW Voltage Levels

X = Immaterial q<sub>n</sub> = Lower case letters indicate the state of the referenced input or output one setup time prior to the LOW-to-HIGH clock transition.

## **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# **Absolute Maximum Ratings**(Note 1)

-65°C to +150°C

Storage Temperature Ambient Temperature under Bias -55°C to +125°C Junction Temperature under Bias -55°C to +150°C

V<sub>CC</sub> Pin Potential to Ground Pin -0.5V to +7.0V Input Voltage (Note 1) -0.5V to +7.0VInput Current (Note 1) -30 mA to +5.0 mA

Voltage Applied to Output in HIGH State (with  $V_{CC} = 0V$ )

–0.5V to  $V_{\mbox{\footnotesize CC}}$ Standard Output 3-STATE Output -0.5V to +5.5V

Current Applied to Output

twice the rated  $I_{OL}$  (mA) in LOW State (Max) ESD Last Passing Voltage (Min)

### **Recommended Operating Conditions**

0°C to +70°C Free Air Ambient Temperature Supply Voltage +4.5V to +5.5V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


#### **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	Vcc	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	-	Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	i <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH 10% V Voltage 5% V		4	Car	V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V <sub>OL</sub>	Output LOW 10% V Voltage	- 1		0.5	V	Min	I <sub>OL</sub> = 20 mA
l <sub>IH</sub>	Input HIGH Current			5.0	μА	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test			7.0	μА	Max	V <sub>IN</sub> = 7.0V
I <sub>CEX</sub>	Output HIGH Leakage Current			50	μА	Max	V <sub>OUT</sub> = V <sub>CC</sub>
V <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9 \mu\text{A}$ All other pins grounded
I <sub>OD</sub>	Output Leakage Circuit Current			3.75	μА	0.0	V <sub>IOD</sub> = 150 mV All other pins grounded
I <sub>IL</sub>	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5V$
Ios	Output Short-Circuit Current	-60		-150	mA	Max	V <sub>OUT</sub> = 0V
lcc	Power Supply Current		35	55	mA	Max	CP = HIGH MR = GND, A, B = GND

			$T_A = +25^{\circ}C$	;	$T_A = -55^{\circ}C$	C to +125°C	T <sub>A</sub> = 0°C	to +70°C	
Symbol	Parameter		$V_{CC} = +5.0$	/	$V_{CC} = 5.0V$ $C_L = 50 \text{ pF}$		$V_{CC} = 5.0V$ $C_L = 50 \text{ pF}$		Units
	Parameter		$C_L = 50 \text{ pF}$						
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	80	120		60		80		MH
t <sub>PLH</sub>	Propagation Delay	3.0	4.8	7.5	2.5	9.0	3.0	7.5	ns
t <sub>PHL</sub>	CP to Q <sub>n</sub>	3.5	5.0	8.0	3.0	8.5	3.5	8.0	118
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>n</sub>	5.0	7.0	10.0	4.0	12.5	5.0	10.5	ns

# AC Operating Requirements

		TA	= +25°C	$T_A = -55^{\circ}C$	C to +125°C	T <sub>A</sub> = 0°C	to +70°C	
Symbol	Symbol Parameter		$\rm V_{CC} = +5.0V$		$\rm V_{CC}=5.0V$		$V_{CC} = 5.0V$	
		Min	Max	Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	4.5		5.5		4.5		
t <sub>S</sub> (L)	A or B to CP	4.0		4.0	48	4.0		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	1.0		1.0	亚加	1.0		113
$t_H(L)$	A or B to CP	1.0		1.0		1.0		
t <sub>W</sub> (H)	CP Pulse Width	4.0	./0	4.0		4.0		ns
$t_W(L)$	HIGH or LOW	7.0	40 %	7.0		7.0		113
t <sub>W</sub> (L)	MR Pulse Width, LOW	4.0	32	5.0		4.0		ns
t <sub>REC</sub>	Recovery Time	5.0	40	6.5		5.0		
	MR to CP	5.0		0.5		5.0		ns



#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)(2.286) 14 13 12 14 13 12 11 10 9 8 $0.250 \pm 0.010$ (6.350 ± 0.254) PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ 0.065 0.145 - 0.2000.060 TYP 4° TYP (3.683 - 5.080)(1.524) OPTIONAL \* $\frac{0.008 - 0.016}{(0.203 - 0.406)} \text{ TYP}$

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

0.050 ± 0.010 (1.270 - 0.254)

 $\overline{(1.905\pm0.381)}$ 

0.100 ± 0.010 (2.540 ± 0.254)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

0.020

 $\frac{0.125 - 0.150}{(3.175 - 3.810)}$ 

 $\frac{0.014-0.023}{(0.356-0.584)}\,\mathrm{TYP}$ 

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

0.280

(7.112)-MIN

 $0.325 + 0.040 \\ -0.015$  $\left(8.255 + 1.016\right) - 0.381$ 

N14A (REV F)

www.fairchildsemi.com