

January 1993 Revised November 1999

# 74ABT377 Octal D-Type Flip-Flop with Clock Enable

# **General Description**

The ABT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable (CE) is LOW.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The CE input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.

## **Features**

- Clock enable for address and data synchronization applications
- Eight edge-triggered D-type flip-flops
- Buffered common clock
- See ABT273 for master reset version
- See ABT373 for transparent latch version
- See ABT374 for 3-STATE version
- Output sink capability of 64 mA, source capability of 32 mA
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability
- Disable time less than enable time to avoid bus contention

# **Ordering Code:**

Order Number	Package Number	Package Description
74ABT377CSC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ABT377CSJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ABT377CMSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74ABT377CMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# **Connection Diagram**



# **Pin Descriptions**

Pin Names	Descriptions				
D <sub>0</sub> –D <sub>7</sub>	Data Inputs				
CE	Clock Enable (Active LOW)				
CP	Clock Pulse Input				
Q <sub>0</sub> –Q <sub>7</sub>	Data Outputs				

## **Truth Table**

Operating Mode	Inputs			Output
	СР	CE	D <sub>n</sub>	Q <sub>n</sub>
Load "1"	\	I	h	Н
Load "0"	\	ı	ı	L
Hold	\	h	Х	No Change
(Do Nothing)	Х	Н	Х	No Change

- H = HIGH Voltage Level
- L = LOW Voltage Level

  = LOW-to-HIGH Clock Transition X = Immaterial
- h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition
- I = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition

# **Absolute Maximum Ratings**(Note 1)

# Recommended Operating Conditions

Storage Temperature -65°C to +150°C

Ambient Temperature under Bias  $-55^{\circ}$ C to  $+125^{\circ}$ C Junction Temperature under Bias  $-55^{\circ}$ C to  $+150^{\circ}$ C

 $V_{CC}$  Pin Potential to Ground Pin -0.5V to +7.0V

 $\begin{array}{ll} \mbox{Input Voltage (Note 2)} & -0.5\mbox{V to } +7.0\mbox{V} \\ \mbox{Input Current (Note 2)} & -30\mbox{ mA to } +5.0\mbox{ mA} \end{array}$ 

Voltage Applied to Any Output

in the Disabled or

Power-OFF State -0.5 V to +4.75 V in the HIGH State  $-0.5 \text{V to } \text{V}_{\text{CC}}$ 

Current Applied to Output

in LOW State (Max) Twice the rated I<sub>OL</sub> (mA)

DC Latchup Source Current -500 mA

(Across Comm Operating Range)

Note 2: E

Over Voltage Latchup  $V_{CC} + 4.5V$ 

Free Air Ambient Temperature  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

-0.5V to +7.0V Minimum Input Edge Rate ( $\Delta V/\Delta t$ )

Data Input 50 mV/ns
Enable Input 20 mV/ns

Twice the rated  $I_{OL}$  (mA) Note 1: Absolute maximum ratings are values beyond which the device -500 mA may be damaged or have its useful life impaired. Functional operation

under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs

# **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	V <sub>CC</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0		26	V	400	Recognized HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V	100	Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	2.5		1	V	Min	$I_{OH} = -3 \text{ mA}$
		2.0			v	IVIIII	$I_{OH} = -32 \text{ mA}$
V <sub>OL</sub>	Output LOW Voltage			0.55	V	Min	I <sub>OL</sub> = 64 mA
I <sub>IH</sub>	Input HIGH Current			1		Max	V <sub>IN</sub> = 2.7V (Note 3)
				1	μΑ	IVIAX	$V_{IN} = V_{CC}$
I <sub>BVI</sub>	Input HIGH Current			7	μА	Max	V <sub>IN</sub> = 7.0V
	Breakdown Test			,	μΑ	IVIAX	VIN - 7:0V
I <sub>IL</sub>	Input LOW Current			-1	μА	Max	V <sub>IN</sub> = 0.5V (Note 3)
				-1	μΑ		$V_{IN} = 0.0V$
V <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9 \mu A$
							All Other Pins Grounded
Ios	Output Short-Circuit Current	-100		-275	mA	Max	V <sub>OUT</sub> = 0.0V
I <sub>CEX</sub>	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC}$
Іссн	Power Supply Current			50	μΑ	Max	All Outputs HIGH
I <sub>CCL</sub>	Power Supply Current			30	mA	Max	All Outputs LOW
ГССТ	Maximum I <sub>CC</sub> /Input Outputs Enabled						$V_I = V_{CC} - 2.1V$
				1.5	mA	Max	Data Input V <sub>I</sub> = V <sub>CC</sub> - 2.1V
							All Others at V <sub>CC</sub> or GND
I <sub>CCD</sub>	Dynamic I <sub>CC</sub> No Load			0.3	mA/	Max	Outputs Open (Note 4)
					MHz		One bit Toggling, 50% Duty Cycle

Note 3: Guaranteed but not tested.

Note 4: For 8 bits toggling,  $I_{CCD} < 0.5 \text{ mA/MHz}.$ 

# **AC Electrical Characteristics**

(SOIC Package)

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V to } 5.5\text{V}$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	150	200		150		MHz
t <sub>PLH</sub>	Propagation Delay	2.2		6.0	2.2	6.0	ns
t <sub>PHL</sub>	CP to O <sub>n</sub>	2.8		6.8	2.8	6.8	113

# **AC Operating Requirements**

Symbol	Parameter	V <sub>CC</sub>	= +25°C = +5.0V = 50 pF	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V to } 5.5\text{V}$ $C_L = 50 \text{ pF}$		Units
		Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH	2.0		2.0		ns
t <sub>S</sub> (L)	or LOW D <sub>n</sub> to CP	2.0		2.0		115
t <sub>H</sub> (H)	Hold Time, HIGH	1.8		1.8		ns
t <sub>H</sub> (L)	or LOW D <sub>n</sub> to CP	1.8	- 4	1.8		115
t <sub>S</sub> (H)	Setup Time, HIGH	3.0	3c 3	3.0		ns
t <sub>S</sub> (L)	or LOW CE to CP	3.0	A 73	3.0		115
t <sub>H</sub> (H)	Hold Time, HIGH	1.0	- 1	1.0		ns
t <sub>H</sub> (L)	or LOW CE to CP	1.0	-01	1.0		115
t <sub>W</sub> (H)	Pulse Width, CP,	3.3		3.3		ns
t <sub>W</sub> (L)	HIGH or LOW	3.3		3.3		115


# Capacitance


(SOIC Package) (Note 5)

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	5	pF	$V_{CC} = 0V$ , $T_A = 25^{\circ}C$
C <sub>OUT</sub> (Note 5)	Output Capacitance	9	pF	V <sub>CC</sub> = 5.0V

Note 5: C<sub>OUT</sub> is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

# **AC Loading** OPEN 90% NEGATIVE PULSE ALL OTHER 500Ω D.U.T. 90% POSITIVE PULSE \*Includes jig and probe capacitance FIGURE 2. $V_{M} = 1.5V$ FIGURE 1. Standard AC Test Load Input Pulse Requirements Amplitude Rep. Rate $\mathbf{t}_{\mathbf{W}}$ 2.5 ns 3.0V 1 MHz 500 ns 2.5 ns FIGURE 3. Test Input Signal Requirements **AC Waveforms** Vm = 1.5V Vm = 1.5V DATA DATA OUT <sup>t</sup>PZL FIGURE 4. Propagation Delay Waveforms for FIGURE 6. 3-STATE Output HIGH Inverting and Non-Inverting Functions and LOW Enable and Disable Times Vm = 1.5V CLOCK OR CONTROL INPUT Vm = 1.5V DATA <sup>t</sup>h(L) $t_{s(L)}$ <sup>t</sup>h(Н) t<sub>s(H)</sub> CLOCK OR CONTROL DATA OUT Vm = 1.5V MR, CLR Vm = 1.5V PRE FIGURE 5. Propagation Delay, Pulse Width Waveforms FIGURE 7. Setup Time, Hold Time and Recovery Time Waveforms






# Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20 1.50 21.50 20.12 7.40 MAX 7.20 ± 0.05 7.20 ± 0.05 7.20 ± 0.05 1.80 ± 0.05

20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide Package Number MSA20

0.60 ± 0.15 TYP MSA20 (REV A)

0.30 ± 0.10 TYP

♦ 0.12 M C A S B S



20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

# LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

9

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com