INTEGRATED CIRCUITS

DATA SHEET



74ABT5074

Synchronizing dual D-type flip-flop with metastable immune characteristics

Product data Supersedes data of 1994 Dec 15





Synchronizing dual D-type flip-flop with metastable immune characteristics

74ABT5074

FEATURES

- Metastable immune characteristics
- Pin compatible with 74F74 and 74F5074
- Typical f_{MAX} = 200 MHz
- Output skew guaranteed less than 2.0 ns
- High source current (I_{OH} = 15 mA) ideal for clock driver applications
- Output capability: +20 mA / -15 mA
- Latch-up protection exceeds 50 0mA per Jedec Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model

DESCRIPTION

The 74ABT5074 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set and reset inputs; also true and complementary outputs.

Set (SDn) and reset (RDn) are asynchronous active-LOW inputs and operate independently of the clock (CPn) input. Data must be stable just one set-up time prior to the LOW-to-HIGH transition of the clock for guaranteed propagation delays.

Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. Following the hold time interval, data at the Dn input may be changed without affecting the levels of the output.

The 74ABT5074 is designed so that the outputs can never display a metastable state due to set-up and hold time violations. If set-up time and hold time are violated the propagation delays may be extended beyond the specifications, but the outputs will not glitch or display a metastable state. Typical metastability parameters for the 74ABT5074 are:

$$\tau \cong 94$$
 ps and $T_o \cong 1.3 \times 10^7 \, \text{sec}$

where τ represents a function of the rate at which a latch in a metastable state resolves that condition and T_0 represents a function of the measurement of the propensity of a latch to enter a metastable state.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25 °C; GND = 0 V	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay CPn to Qn or Qn	$C_L = 50 \text{ pF; } V_{CC} = 5 \text{ V}$	2.8 2.4	ns
C _{IN}	Input capacitance	$V_I = 0 \text{ V or } V_{CC}$	3	pF
I _{CC}	Total supply current	Outputs disabled; V _{CC} =5.5 V	2	μΑ

ORDERING INFORMATION

PACKAGES	S TEMPERATURE RANGE		PART NUMBER	DWG NUMBER	
14-Pin plastic SO		−40 °C to +85 °C	74ABT5074D	SOT108-1	
14-Pin Plastic SSOP Type II		−40 °C to +85 °C	74ABT5074DB	SOT337-1	
14-Pin Plastic TSSOP Type I		–40 °C to +85 °C	74ABT5074PW	SOT402-1	

PIN CONFIGURATION




PIN DESCRIPTION

PIN	SYMBOL	NAME AND FUNCTION
2, 12	D0, D1	Data inputs
3, 11	CP0, CP1	Clock inputs (active rising edge)
4, 10	SD0, SD1	Set inputs (active-LOW)
1, 13	RD0, RD1	Reset inputs (active-LOW)
5, 9	Q0, Q1	Data outputs (active-LOW), non-inverting
6, 8	Q0, Q1	Data outputs (active-LOW), inverting
7	GND	Ground (0 V)
14	V _{CC}	Positive supply voltage


Synchronizing dual D-type flip-flop with metastable immune characteristics

74ABT5074


LOGIC SYMBOL



IEC/IEEE SYMBOL



LOGIC DIAGRAM



FUNCTION TABLE

1		INP	JTS		OUTF	PUTS	OPERATING
	SD	RD	СР	D	Q	Q	MODE
	L	Н	Х	Х	Н	L	Asynchronous set
	Н	L	Х	Х	L	Н	Asynchronous reset
	L	L	Х	Х	L	Н	Undetermined*
	Н	Н	↑	h	Н	L	Load "1"
	Н	Н	1	I	L	Н	Load "0"
	Н	Н	1	Х	NC	NC	Hold

NOTES:

H = HIGH voltage level

= HIGH voltage level one set-up time prior to LOW-to-HIGH clock transition

LOW voltage level

= LOW voltage level one set-up time prior to LOW-to-HIGH clock transition

NC= No change from the previous set-up

= LOW-to-HIGH clock transition

X = Don't care

↑ = LOW-to-Hir

↑ = Not LOW-to

* = This set-up Not LOW-to-HIGH clock transition

This set-up is unstable and will change when either set or reset return to the HIGH level

Synchronizing dual D-type flip-flop with metastable immune characteristics

74ABT5074

METASTABLE IMMUNE CHARACTERISTICS

Philips Semiconductors uses the term 'metastable immune' to describe characteristics of some of the products in its family. By running two independent signal generators (see Figure 1) at nearly the same frequency (in this case 10 MHz clock and 10.02 MHz data) the device-under-test can often be driven into a metastable state. If the Q output is then used to trigger a digital scope set to infinite persistence the $\overline{\mathbf{Q}}$ output will build a waveform. An experiment was run by continuously operating the devices in the region where metastability will occur.




Figure 1. Test Setup

After determining the T_0 and τ of the flop, calculating the mean time between failures (MTBF) is simple. Suppose a designer wants to use the 74ABT5074 for synchronizing asynchronous data that is arriving at 10 MHz (as measured by a frequency counter), has a clock frequency of 50 MHz, and has decided that he would like to sample the output of the 74ABT5074 7 nanoseconds after the clock edge. He simply plugs his number into the following equation:

MTBF =
$$e^{(t'/\tau)}/T_0 * f_0 * f_1$$

In this formula, f_C is the frequency of the clock, f_I is the average input event frequency, and t' is the time after the clock pulse that the output is sampled (t' > h, h being the normal propagation delay). In this situation the f_I will be twice the data frequency of 20 MHz because input events consist of both of low and high transitions. Multiplying f₁ by f₂ gives an answer of 10¹⁵ Hz². From Figure 2 it is clear that the MTBF is greater than 10¹⁰ seconds. Using the above formula the actual MTBF is 1.69×10^{10} seconds or about 535 years.




Figure 2. Mean Time Between Failures (MTBF) versus t'

Synchronizing dual D-type flip-flop with metastable immune characteristics

74ABT5074

TYPICAL VALUES FOR τ and T_0 at various $v_{\text{CC}}\text{S}$ and temperatures

V	Т	amb = −40 °C		Γ _{amb} = 25 °C	T _{amb} = 85 °C		
V _{CC}	τ	T ₀	τ	T ₀	τ	T ₀	
5.5 V	84 ps	$1.0 \times 10^6 \text{sec}$	93 ps	$3.8 \times 10^6 \text{sec}$	89 ps	1.5 × 10 ⁹ sec	
5.0 V	84 ps	$2.7 \times 10^8 \text{ sec}$	94 ps	$1.3 \times 10^7 \text{ sec}$	106 ps	$2.2 \times 10^6 \text{ sec}$	
4.5 V	89 ps	1.0 × 10 ⁹ sec	103 ps	2.1 × 10 ⁷ sec	115 ps	4.4 × 10 ⁶ sec	

ABSOLUTE MAXIMUM RATINGS1, 2

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
I _{IK}	DC input diode current	V _I < 0 V	-18	mA
VI	DC input voltage ³		-1.2 to +7.0	V
I _{OK}	DC output diode current	V _O < 0 V	-50	mA
V _{OUT}	DC output voltage ³	Output in Off or HIGH state	-0.5 to +5.5	V
I _{OUT}	DC output current	Output in LOW state	40	mA
T _{stg}	Storage temperature range	1 18 m	-65 to 150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	UNIT	
STWBUL	PARAMETER	MIN	MAX	UNII
V _{CC}	DC supply voltage	4.5	5.5	V
VI	Input voltage	0	V _{CC}	V
V _{IH}	HIGH-level input voltage	2.0	-	V
V_{IL}	LOW-level Input voltage	-	0.8	V
I _{OH}	HIGH-level output current	-	-15	mA
I _{OL}	LOW-level output current	_	20	mA
Δt/Δν	Input transition rise or fall rate	0	10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

^{1.} Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Synchronizing dual D-type flip-flop with metastable immune characteristics

74ABT5074

DC ELECTRICAL CHARACTERISTICS

					LIMI	rs		
SYMBOL	PARAMETER	TEST CONDITIONS	Ta	_{imb} = +25	°C	T _{amb} = -40 °	°C to +85 °C	UNIT
			MIN	TYP	MAX	MIN	MAX	
V _{IK}	Input clamp voltage	$V_{CC} = 4.5 \text{ V}; I_{IK} = -18 \text{ mA}$	_	-0.9	-1.2	-	-1.2	V
V _{OH}	HIGH-level output voltage	V_{CC} = 4.5 V; I_{OH} = -15 mA; V_I = V_{IL} or V_{IH}	2.5	2.9	-	2.5	-	V
V _{OL}	LOW-level output voltage	V_{CC} = 4.5 V; I_{OL} = 20 mA; V_I = V_{IL} or V_{IH}	-	0.35	0.5	-	0.5	V
lı	Input leakage current	$V_{CC} = 5.5 \text{ V}; V_I = \text{GND or } 5.5 \text{ V}$	_	±0.01	±1.0	-	±1.0	μΑ
I _{OFF}	Power-off leakage current	V_{CC} = 0.0 V; V_{O} or $V_{I} \le 4.5$ V	_	±5.0	±100	_	±100	μΑ
Io	Output current ¹	V _{CC} = 5.5 V; V _O = 2.5 V	-50	-75	-180	-50	-180	mA
I _{CC}	Quiescent supply current	$V_{CC} = 5.5 \text{ V}; V_I = \text{GND or } V_{CC}$	_	2	50	_	50	μΑ
Δl _{CC}	Additional supply current per input pin ²	V_{CC} = 5.5 V; one input at 3.4 V, other inputs at V_{CC} or GND	-	0.25	500	-	500	μΑ

NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
 This is the increase in supply current for each input at 3.4 V. ..u not e
- 2. This is the increase in supply current for each input at 3.4 V.

AC CHARACTERISTICS

GND = 0 V, $t_R = t_F = 2.5$ ns, $C_L = 50$ pF, $R_L = 500 \Omega$

SYMBOL	PARAMETER	WAVEFORM	T _a	_{mb} = +25 ° _{CC} = +5.0	°C V	$T_{amb} = -40^{\circ}$ $V_{CC} = +5.0$	UNIT	
			MIN	TYP	MAX	MIN	MAX	
f _{max}	Maximum clock frequency	1	180	250	_	150	-	ns
t _{PLH} t _{PHL}	Propagation delay CPn to Qn or Qn	1	1.0 1.0	2.8 2.4	3.9 3.5	1.0 1.0	4.5 3.7	ns
t _{PLH} t _{PHL}	Propagation delay SDn, RDn to Qn or Qn	2	1.0 1.0	3.5 3.1	4.6 4.2	1.0 1.0	5.5 4.7	ns
t _{sk(o)}	Output skew ^{1, 2} CPn to Qn to Qn	4	_	_	1.5	_	2.0	ns

NOTES:

- 1. | t_{PN} actual t_{PM} actual | for any output compared to any other output where N and M are either LH or HL.
- 2. Skew times are valid only under same test conditions (temperature, V_{CC}, loading, etc.).

AC SET-UP REQUIREMENTS

GND = 0 V, t_R = t_F = 2.5 ns, C_L = 50 pF, R_L = 500 Ω


SYMBOL	PARAMETER	WAVEFORM	T _{amb} = V _{CC} =	+25 °C +5.0 V	T_{amb} = -40 °C to +85 °C V_{CC} = +5.0 V \pm 0.5 V	UNIT
			MIN	TYP	MIN	
t _s (H) t _s (L)	Set-up time, HIGH or LOW Dn to CPn	1	2.5 2.5	1.5 1.5	2.5 2.5	ns
t _h (H) t _h (L)	Hold time, HIGH or LOW Dn to CPn	1	0 0	-1.4 -1.4	0 0	ns
t _w (H) t _w (L)	CPn pulse width, HIGH or LOW	1	1.5 2.4	0.6 1.8	1.5 2.9	ns
t _w (L)	SDn or RDn pulse width, LOW	2	2.0	1.3	2.2	ns
t _{rec}	Recovery time SDn or RDn to CPn	3	2.4	1.3	2.8	ns

Synchronizing dual D-type flip-flop with metastable immune characteristics


74ABT5074

AC WAVEFORMS


 V_{M} = 1.5 V, V_{IN} = GND to 3.0 V The shaded areas indicate when the input is permitted to change for the predictable output performance.




Waveform 1. Propagation Delay for Data to Output, Data Set-up Time and Hold Time, and Clock Width



Waveform 3. Recovery Time for Set or Reset to Output



Waveform 2. Propagation Delay for Set and Reset to Output, Set and Reset Pulse Width




Waveform 4. Output Skew

Synchronizing dual D-type flip-flop with metastable immune characteristics

74ABT5074

TEST CIRCUIT AND WAVEFORM




Synchronizing dual D-type flip-flop with metastable immune characteristics

74ABT5074

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bр	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.35 0.34	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT108-1	076E06	MS-012				97-05-22 99-12-27

Synchronizing dual D-type flip-flop with metastable immune characteristics

74ABT5074

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



DIMENSIONS (mm are the original dimensions)

-	IIIILITO	10110 (11	iiii aic	ine ong	illai alli	CHSION	13)												
	UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	œ	v	w	у	Z ⁽¹⁾	θ
	mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT337-1		MO-150			96-01-18 99-12-27

Synchronizing dual D-type flip-flop with metastable immune characteristics

74ABT5074

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



DIMENSIONS (mm are the original dimensions)

	10110 (1	iiii ai o	viig	man ann		υ,												
UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT402-1		MO-153				-95-04-04 99-12-27	

Synchronizing dual D-type flip-flop with metastable immune characteristics

74ABT5074

REVISION HISTORY

Rev	Date	Description
_2	20021217	Product data (9397 750 10847); ECN 853-1775 29293 of 12 December 2002. Supersedes data of 15 December 1994.
		Modifications:
		Ordering information table: remove 74ABT5074N package offering.
_1	19941215	Product specification. ECN 853-1775 14470 of 15 December 1994.



Synchronizing dual D-type flip-flop with metastable immune characteristics

74ABT5074

Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2] [3]}	Definitions
1	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 12-02

Document order number: 9397 750 10847

Let's make things better.





