8-bit Parallel-out Shift Register

# **HITACHI**

### **Description**

This 8-bit shift register has gated serial inputs and clear. Each register bit is a D-type master/slave flip-flop. Inputs A & B permit complete control over the incoming data. A low at either or both inputs inhibits entry of new data and resets the first flip-vlop to the low level at the next clock pulse. A high level on the input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup and hold time requirements will be entered. Data is serially shifted in and out of the 8-bit register during the positive going transition of the clock pulse. Clear is independent of the clock and accomplished by a low level at the clear input.

#### **Features**

• High Speed Operation:  $t_{pd}$  (Clock to Q) = 14.5 ns typ ( $C_L = 50 \text{ pF}$ )

• High Output Current: Fanout of 10 LSTTL Loads

• Wide Operating Voltage:  $V_{CC} = 2 \text{ to } 6 \text{ V}$ 

Low Input Current: 1 μA max

• Low Quiescent Supply Current:  $I_{CC}$  (static) = 4  $\mu$ A max

#### **Function Table**


Inputs				Outputs	i		
Clear	Clock	Α	В	$\mathbf{Q}_{\mathtt{A}}$	Q <sub>B</sub>	 Q <sub>H</sub>	
L	Х	Х	Х	L	L	 L	
Н	_	Х	Х	$Q_{Ao}$	$Q_{Bo}$	 Q <sub>Ho</sub>	
Н		L	Х	L	$Q_{An}$	 $Q_{Gn}$	
Н		Х	L	L	$Q_{An}$	 $Q_{Gn}$	
Н		Н	Н	Н	$Q_{An}$	 $Q_{Gn}$	

 $Q_{Ao}$  to  $Q_{Ho}$  = Outputs remain unchanged.


 $Q_{An}$  to  $Q_{Gn}$  = Data shifted from the previous stage on a positive edge at the clock input.




## **Pin Arrangement**



## **Timing Diagram**



## Logic Diagram



Input current

current

Quiescent supply

### **DC** Characteristics

			Ta =	25°C	;	+85°	С			
Item	Symbol	V <sub>cc</sub> (V)	Min	Тур	Max	Min	Max	Unit	Test Condition	าร
Input voltage	V <sub>IH</sub>	2.0	1.5	_	_	1.5	_	V		
		4.5	3.15	_	_	3.15	_			
		6.0	4.2	_	_	4.2	_	_		
	$V_{IL}$	2.0	_	_	0.5	_	0.5	V		
		4.5	_	_	1.35	_	1.35	_		
		6.0	_	_	1.8	_	1.8	_		
Output voltage	$V_{OH}$	2.0	1.9	2.0	_	1.9	_	V	$Vin = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu A$
		4.5	4.4	4.5	_	4.4	_		8-	
		6.0	5.9	6.0	_	5.9	-25.	40.00	•	
		4.5	4.18	_	_	4.13	大作		Cr.	$I_{OH} = -4 \text{ mA}$
		6.0	5.68	_		5.63		W.		$I_{OH} = -5.2 \text{ mA}$
	$V_{\text{OL}}$	2.0	_	0.0	0.1	_	0.1	V	$Vin = V_{IH} or V_{IL}$	$I_{OL}$ = 20 $\mu A$
		4.5		0.0	0.1	-	0.1	_		
		6.0	<b>9</b>	0.0	0.1		0.1	_		
		4.5			0.26	_	0.33	_		I <sub>OL</sub> = 4 mA
		6.0		_	0.26	_	0.33			I <sub>OL</sub> = 5.2 mA

±0.1 —

4.0 —

 $\pm 1.0~\mu A$ 

μΑ

40

6.0

6.0

lin

 $I_{cc}$ 

Ta = -40 to

 $Vin = V_{CC}$  or GND

 $Vin = V_{CC}$  or GND, lout = 0  $\mu$ A

# **AC Characteristics** ( $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6 \text{ ns}$ )


	Ta = -40 to
Ta = 25°C	+85°C

								_	
Item	Symbol	V <sub>cc</sub> (V)	Min	Тур	Max	Min	Max	Unit	Test Conditions
Maximum clock	$\mathbf{f}_{max}$	2.0	_	_	5	_	4	MHz	
frequency		4.5	_	_	25	_	20		
		6.0	_	_	29	_	24		
Propagation delay	t <sub>PHL</sub>	2.0	_	_	160	_	200	ns	Clock to Q
time		4.5	_	14	32	_	40		
		6.0	_	_	27	_	34		
	t <sub>PLH</sub>	2.0	_	_	160	_	200	ns	_
		4.5	_	15	32	_	40	_	0_
		6.0	_	_	27	_	34	4.18	100
	t <sub>PHL</sub>	2.0	_	_	175	_	220	ns	Clear to Q
		4.5	_	17	35	-26	44	S	
		6.0	_		30	- 380	37		
Setup time	t <sub>su</sub>	2.0	100		7	125		ns	A, B to Clock
		4.5	20	1	7	25	_	=	
		6.0	17	4,		21	_	=	
Hold time	t <sub>h</sub>	2.0	5		_	5	_	ns	Clock to A, B
		4.5	5	0	_	5	_	_	
		6.0	5	_	_	5	_		
Removal time	t <sub>rem</sub>	2.0	5	_	_	5	_	ns	Clear to Clock
		4.5	5	0	_	5	_	_	
		6.0	5	_	_	5	_	_	
Pulse width	t <sub>w</sub>	2.0	80	_	_	100	_	ns	Clock
		4.5	16	8	_	20	_	_	
		6.0	14	_	_	17	_	-	
		2.0	80	_	_	100	_	ns	Clear
		4.5	16	5	_	20	_	=	
		6.0	14	_	_	17	_	_	
Output rise/fall	t <sub>TLH</sub>	2.0	_	_	75	_	95	ns	
time	$t_{\text{THL}}$	4.5	_	5	15		19	=	
		6.0	_	_	13	_	16	_	
Input capacitance	Cin	_	_	5	10	_	10	pF	

## HITACHI




Unit: mm




Hitachi Code	DP-14
JEDEC	Conforms
EIAJ	Conforms
Weight (reference value)	0.97 g



Unit: mm







Hitachi Code	FP-14DA
JEDEC	_
EIAJ	Conforms
Weight (reference value)	0.23 g

\*Dimension including the plating thickness
Base material dimension



Unit: mm





Hitachi Code	FP-14DN
JEDEC	Conforms
EIAJ	Conforms
Weight (reference value)	0.13 g

#### **Cautions**

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URI NorthAmerica http:semiconductor.hitachi.com/ http://www.hitachi-eu.com/hel/ecg Europe

http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD\_Frame.htm Asia (Singapore) Asia (Taiwan) Asia (HongKong) http://www.hitachi.com.hk/eng/bo/grp3/index.htm

Japan http://www.hitachi.co.jp/Sicd/indx.htm

#### For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Stra§e 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0

Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group.

Whitebrook Park

Lower Cookham Road

Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd

Taipei Branch Office 3F, Hung Kuo Building. No.167 Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.