

# 74HC/HCT377 MSI

## OCTAL D-TYPE FLIP-FLOP WITH DATA ENABLE; POSITIVE-EDGE TRIGGER

### FEATURES

- Ideal for addressable register applications
- Data enable for address and data synchronization applications
- Eight positive-edge triggered D-type flip-flops
- See "273" for master reset version
- See "373" for transparent latch version
- See "374" for 3-state version
- Output capability: standard
- $I_{CC}$  category: MSI

### GENERAL DESCRIPTION

The 74HC/HCT377 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT377 have eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs.

A common clock (CP) input loads all flip-flops simultaneously when the data enable (E) is LOW.

The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output ( $Q_n$ ) of the flip-flop.

The E input must be stable only one set-up time prior to the LOW-to-HIGH transition for predictable operation.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay CP to $Q_n$	$C_L = 15 \text{ pF}$ $V_{CC} = 5 \text{ V}$	13	14	ns
f <sub>max</sub>	maximum clock frequency		77	53	MHz
C <sub>I</sub>	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	20	20	pF

GND = 0 V;  $T_{amb} = 25^\circ\text{C}$ ;  $t_r = t_f = 6 \text{ ns}$

### Notes

1. CPD is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = CPD \times V_{CC}^2 \times f_1 + \sum (C_L \times V_{CC}^2 \times f_0) \text{ where:}$$

$f_1$  = input frequency in MHz       $C_L$  = output load capacitance in pF

$f_0$  = output frequency in MHz       $V_{CC}$  = supply voltage in V

$\sum (C_L \times V_{CC}^2 \times f_0)$  = sum of outputs

2. For HC the condition is  $V_I = \text{GND to } V_{CC}$   
For HCT the condition is  $V_I = \text{GND to } V_{CC} - 1.5 \text{ V}$

### PACKAGE OUTLINES

20-lead DIL; plastic (SOT146).

20-lead mini-pack; plastic (SO20; SOT163A).

### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	E	data enable input (active LOW)
2, 5, 6, 9, 12, 15, 16, 19	$Q_0$ to $Q_7$	flip-flop outputs
3, 4, 7, 8, 13, 14, 17, 18	$D_0$ to $D_7$	data inputs
10	GND	ground (0 V)
11	CP	clock input (LOW-to-HIGH, edge-triggered)
20	$V_{CC}$	positive supply voltage




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.





Fig. 3 IEC logic symbol.


**74HC/HCT377**  
MSI



**FUNCTION TABLE**

OPERATING MODES	INPUTS			OUTPUTS
	CP	E-bar	D <sub>n</sub>	Q <sub>n</sub>
load "1"	↑	I	h	H
load "0"	↑	I	I	L
hold (do nothing)	↑ X	h H	X X	no change no change

H = HIGH voltage level  
 h = HIGH voltage level one set-up time  
     prior to the LOW-to-HIGH CP transition  
 L = LOW voltage level  
 I = LOW voltage level one set-up time  
     prior to the LOW-to-HIGH CP transition  
 ↑ = LOW-to-HIGH CP transition  
 X = don't care



Octal D-type flip-flop with data enable; positive-edge trigger

74HC/HCT377  
MSI

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard  
I<sub>CC</sub> category: MSI

#### AC CHARACTERISTICS FOR 74HC

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS			
		74HC							V <sub>CC</sub>	WAVEFORMS		
		+25			-40 to +85		-40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>	44 16 13	160 32 27		200 40 34		240 48 41	ns	2.0 4.5 6.0	Fig. 6		
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time	19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6		
t <sub>W</sub>	clock pulse width HIGH or LOW	80 16 14	14 5 4		100 20 17		120 24 20	ns	2.0 4.5 6.0	Fig. 6		
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	60 12 10	14 5 4		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 7		
t <sub>su</sub>	set-up time Ē to CP	60 12 10	6 2 2		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 7		
t <sub>h</sub>	hold time D <sub>n</sub> to CP	3 3 3	-8 -3 -2		3 3 3		3 3 3	ns	2.0 4.5 6.0	Fig. 7		
t <sub>h</sub>	hold time Ē to CP	4 4 4	-3 -1 -1		4 4 4		4 4 4	ns	2.0 4.5 6.0	Fig. 7		
f <sub>max</sub>	maximum clock pulse frequency	6 30 35	23 70 83		5 24 28		4 20 24	MHz	2.0 4.5 6.0	Fig. 6		

74HC/HCT377

MSI

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications.  
To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
E	1.50
CP	0.50
D <sub>n</sub>	0.20

#### AC CHARACTERISTICS FOR 74HCT

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS			
		74HCT							V <sub>CC</sub> V	WAVEFORMS		
		+25		-40 to +85		-40 to +125						
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>	17	32		40		48	ns	4.5	Fig. 6		
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time	7	15		19		22	ns	4.5	Fig. 6		
t <sub>W</sub>	clock pulse width HIGH or LOW	20	8		25		30	ns	4.5	Fig. 6		
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	12	4		15		18	ns	4.5	Fig. 7		
t <sub>su</sub>	set-up time E to CP	22	12		28		33	ns	4.5	Fig. 7		
t <sub>h</sub>	hold time D <sub>n</sub> to CP	2	-4		2		2	ns	4.5	Fig. 7		
t <sub>h</sub>	hold time E to CP	3	-2		3		3	ns	4.5	Fig. 7		
f <sub>max</sub>	maximum clock pulse frequency	27	48		22		18	MHz	4.5	Fig. 6		

## AC WAVEFORMS




Fig. 6 Waveforms showing the clock (CP) to output ( $Q_n$ ) propagation delays, the clock pulse width, output transition times and the maximum clock pulse frequency.




Fig. 7 Waveforms showing the data set-up and hold times from the data input ( $D_n$ ) and from the data enable input ( $\bar{E}$ ) to the clock (CP).

## Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$   
HCT:  $V_M = 1.3\text{V}$ ;  $V_I = \text{GND to } 3\text{V}$ .

## Note to Fig. 7

The shaded areas indicate when the input is permitted to change for predictable output performance.