FAIRCHILD

SEMICONDUCTOR


74F827 • 74F828 10-Bit Buffers/Line Drivers

General Description

The 74F827 and 74F828 10-bit bus buffers provide high performance bus interface buffering for wide data/address paths or buses carrying parity. The 10-bit buffers have NOR output enables for maximum control flexibility. The 74F828 is an inverting version of the 74F827.

Ordering Code:

•		0	
Order Number	Package Number	Package Description	_ 5
74F827SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide	
74F827SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide	
74F828SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide	
74F828SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide	_
Devices also available	in Tape and Reel Specify	by appending the suffix letter "X" to the ordering code	-




Features

- 3-STATE output
- 74F828 is inverting

April 1988

Revised August 1999

© 1999 Fairchild Semiconductor Corporation DS009598



Functional Description


The 74F827 and 74F828 are line drivers designed to be employed as memory address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved PC board density. The devices have 3-STATE outputs controlled by the Output Enable (\overline{OE}) pins. The outputs can sink 64 mA and source 15 mA. Input clamp diodes limit high-speed termination effects.

Function Table

Inp	Inputs		puts	
OE	D _n	C	n	Function
		74F827	74F828	
L	Н	Н	L	Transparent
L	L	L	Н	Transparent
Н	Х	Z	Z	High Z

H = HIGH Voltage level L = LOW Voltage Level

Z = High Impedance X = Immaterial



74F827 • 74F828

Absolute Maximum Ratings(Note 1)

-65°C to +150°C
$-55^{\circ}C$ to $+125^{\circ}C$
-55°C to +150°C
-0.5V to +7.0V
-0.5V to +7.0V
-30 mA to +5.0 mA
-0.5V to V _{CC}
-0.5V to +5.5V
twice the rated I _{OL} (mA)
1

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	Vcc	Conditions
VIH	Input HIGH Voltage	2.0			V	114	Recognized as a HIGH Signa
VIL	Input LOW Voltage			0.8	< V	-1	Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH 10% V _{CC}	2.4	- %	3	1		I _{OH} = -3 mA
	Voltage 10% V _{CC}	2.0		· •	V	Min	$I_{OH} = -15 \text{ mA}$
	5% V _{CC}	2.7		0.0			$I_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW 10% Vcc			0.55	V	Min	I _{OI} = 64 mA
	Voltage			0.55	v	IVIII	$I_{OL} = 64 \text{ mA}$
I _{IH}	Input HIGH			5.0	μA	Max	V _{IN} = 2.7V
	Current			5.0	μА	IVIAX	v _{IN} = 2.7 v
I _{BVI}	Input HIGH Current			7.0	A	Max	V _{IN} = 7.0V
	Breakdown Test			7.0	μA	wax	$v_{IN} = 7.0v$
ICEX	Output HIGH			50	μA	Max	V – V
	Leakage Current			50	μА	wax	$V_{OUT} = V_{CC}$
V _{ID}	Input Leakage	4.75			V	0.0	I _{ID} = 1.9 μA
	Test	4.75			v	0.0	All Other Pins Grounded
I _{OD}	Output Leakage			3.75	۸	0.0	$V_{IOD} = 150 \text{ mV}$
	Circuit Current			3.75	μA	0.0	All Other Pins Grounded
IIL	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5V$
I _{OZH}	Output Leakage Current			50	μΑ	Max	$V_{OUT} = 2.7V$
I _{OZL}	Output Leakage Current			-50	μΑ	Max	$V_{OUT} = 0.5V$
l _{os}	Output Short-Circuit Current	-100		-225	mA	Max	$V_{OUT} = 0V$
I _{ZZ}	Bus Drainage Test			500	μΑ	0.0V	V _{OUT} = 5.25V
I _{CCH}	Power Supply Current (74F827)		30	45	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current (74F827)		60	90	mA	Max	$V_0 = LOW$
I _{CCZ}	Power Supply Current (74F827)		40	60	mA	Max	V _O = HIGH Z
I _{CCH}	Power Supply Current (74F828)	1	14	20	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current (74F828)		56	85	mA	Max	V _O = LOW
I _{CCZ}	Power Supply Current (74F828)		35	50	mA	Max	V _O = HIGH Z

Symbol			$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$	
	Parameter								
	Deep exetien Deleve	Min	Тур	Max	Min	Max	Min	Max	
t _{PLH}	Propagation Delay	1.0	3.0	5.5	1.0	7.5	1.0	6.5	ns
t _{PHL}	Data to Output (74F827)	1.5	3.3	5.5 5.0	1.5	7.0	1.5	6.0	
t _{PLH}	Propagation Delay Data to Output (74F828)	1.0	3.0				1.0	5.5	ns
t _{PHL}	Output Enable Time	1.0	2.0 5.7	4.0 9.0	2.5	10.0	2.5	4.0 9.5	
t _{PZH}		3.5	6.8	9.0 11.5	3.0	10.0	2.5 3.0	9.5 12.0	ns
t _{PZL}	OE to O _n Output Disable Time	1.5	3.3	8.0	1.5	9.0	1.5	8.5	
t _{PHZ} t _{PLZ}	Output Disable Time	1.5	3.3 3.5	8.0 8.0	1.5	9.0 9.0	1.5 1.0	8.5 8.5	ns
					-	4.10			
				36	为礼	Se al	n		

www.fairchildsemi.com

74F827 • 74F828

