

© 1999 Fairchild Semiconductor Corporation DS009471


## 74F109

### Truth Table

	Inputs					Outputs	
	SD	CD	СР	J	ĸ	Q	Q
	L	Н	Х	Х	Х	Н	L
	н	L	Х	Х	Х	L	Н
	L	L	Х	Х	Х	н	н
	н	Н	~	I	I	L	Н
	н	н	~	h	I	Тор	gle
	н	Н	~	I	h	Q	Q
	н	н	~	h	h	Н	L
	Н	Н	L	Х	Х	Q	Q
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							

		R	2	
	Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>
	Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>
	$J_1, J_2, \overline{K}_1, \overline{K}_2$	Data Inputs	1.0/1.0	20 µA/-0.6 mA
	CP <sub>1</sub> , CP <sub>2</sub>	Clock Pulse Inputs (Active Rising Edge)	1.0/1.0	20 µA/-0.6 mA
	$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs (Active LOW)	1.0/3.0	20 µA/–1.8 mA
	S <sub>D1</sub> , S <sub>D2</sub>	Direct Set Inputs (Active LOW)	1.0/3.0	20 µA/-1.8 mA
1	$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	50/33.3	-1 mA/20 mA

## Block Diagram



#### Absolute Maximum Ratings(Note 1)

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V <sub>CC</sub> Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{cc} = 0V$ )	
Standard Output	-0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated $I_{OL}$ (mA)

## Recommended Operating Conditions

Free Air Ambient Temperature	0°C to +70°C
Supply Voltage	+4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

### **DC Electrical Characteristics**

DCE							
Symbol	Parameter	Min	Тур	Max	Units	Vcc	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0		-	v v		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage 10% V <sub>CC</sub>	2.5	-			I <sub>OH</sub> = -1 mA	
	5% V <sub>CC</sub>	2.7			V	Min	$I_{OH} = -1 \text{ mA}$
V <sub>OL</sub>	Output LOW Voltage 10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 20 mA
I <sub>IH</sub>	Input HIGH Current			5.0	μA	Max	$V_{IN} = 2.7V$
I <sub>BVI</sub>	Input HIGH Current Breakdown Test			7.0	μA	Max	V <sub>IN</sub> = 7.0V
I <sub>CEX</sub>	Output HIGH Leakage Current			50	μA	Max	$V_{OUT} = V_{CC}$
V <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9 \mu A$
							All Other Pins Grounded
I <sub>OD</sub>	Output Leakage			3.75		0.0	V <sub>IOD</sub> = 150 mV
	Circuit Current			3.75	μA	0.0	All Other Pins Grounded
Ι <sub>ΙL</sub>	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5V (J_n, \overline{K}_n)$
				-1.8	mA	Max	$V_{IN} = 0.5V \ (\overline{C}_{Dn}, \ \overline{S}_{Dn})$
I <sub>OS</sub>	Output Short-Circuit Current	-60		-150	mA	Max	$V_{OUT} = 0V$
I <sub>CC</sub>	Power Supply Current		11.7	17.0	mA	Max	CP = 0V

# 74F109

## **AC Electrical Characteristics**

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	100	125		90		MHz
t <sub>PLH</sub>	Propagation Delay	3.8	5.3	7.0	3.8	8.0	ns
t <sub>PHL</sub>	$CP_n$ to $Q_n$ or $\overline{Q}_n$	4.4	6.2	8.0	4.4	9.2	
t <sub>PLH</sub>	Propagation Delay	3.2	5.2	7.0	3.2	8.0	ns
t <sub>PHL</sub>	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	3.5	7.0	9.0	3.5	10.5	ns

## AC Operating Requirements

Symbol	ymbol Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$		
		Min	Max	Min	Max		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	3.0	C.C	3.0			
t <sub>S</sub> (L)	J <sub>n</sub> or K <sub>n</sub> to CP <sub>n</sub>	3.0	<b>N</b> • •	3.0			
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	1.0		1.0		ns	
t <sub>H</sub> (L)	$J_n \text{ or } \overline{K}_n \text{ to } CP_n$	1.0		1.0			
t <sub>W</sub> (H)	CP <sub>n</sub> Pulse Width	4.0		4.0			
t <sub>W</sub> (L)	HIGH or LOW	5.0		5.0		ns	
t <sub>W</sub> (L)	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ Pulse Width LOW	4.0		4.0		ns	
t <sub>REC</sub>	Recovery Time C <sub>Dn</sub> or S <sub>Dn</sub> to CP	2.0		2.0		ns	
			1		1	1	

