

May 2007

## 74VHC4040 12-Stage Binary Counter

#### **Features**

- High speed;  $f_{MAX} = 210MHz$  at  $V_{CC} = 5V$
- Low power dissipation:  $I_{CC} = 4\mu A$  (Max.) at  $T_A = 25$ °C
- High noise immunity: V<sub>NIH</sub> = V<sub>NIL</sub> = 28% V<sub>CC</sub> (Min.)
- Power down protection is provided on all inputs
- Wide operating voltage range:  $V_{CC}$  (Opr.) = 2V 5.5V
- Low noise: V<sub>OLP</sub> = 0.8V (Max.)
- Pin and function compatible with 74HC4040

### **General Description**


The VHC4040 is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC4040 is a 12-stage counter which increments on the negative edge of the input clock and all outputs are reset to a low level by applying a logical high on the reset input. An input protection circuit insures that 0V to 7V can be applied to the inputs without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

## **Ordering Information**

Order Number	Package Number	Package Description		
74VHC4040M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow		
74VHC4040MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide		

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering number.


## **Connection Diagram**



## **Pin Descriptions**

Pin Names	Description			
Q <sub>0</sub> -Q <sub>11</sub>	Flip-Flop Outputs			
CP	Negative Edged Triggered Clock			
MR	Master Reset			

# **Logic Symbols** IEEE/IEC CTR12 10 $Q_1$ <u>11</u> $Q_2$ CT = 010 **—O** CP $Q_4$ $Q_5$ СТ $Q_6$ $\mathsf{MR}$ $Q_7$ **-** 13 11-12 $Q_9$ 14 $Q_{10}$ 15 Q<sub>1 1</sub> **Logic Diagram** Q12



## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
V <sub>IN</sub>	DC Input Voltage	–0.5V to +7.0V
V <sub>OUT</sub>	DC Output Voltage	–0.5V to V <sub>CC</sub> + 0.5V
I <sub>IK</sub>	Input Diode Current	–20mA
I <sub>OK</sub>	Output Diode Current	±20mA
I <sub>OUT</sub>	DC Output Current	±25mA
I <sub>CC</sub>	DC V <sub>CC</sub> /GND Current	±75mA
T <sub>STG</sub>	Storage Temperature	−65°C to +150°C
T <sub>L</sub>	Lead Temperature (Soldering, 10 seconds)	260°C

## Recommended Operating Conditions<sup>(1)</sup>

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter Parameter	Rating
V <sub>CC</sub>	Supply Voltage	2.0V to +5.5V
V <sub>IN</sub>	Input Voltage	0V to +5.5V
V <sub>OUT</sub>	Output Voltage	0V to V <sub>CC</sub>
T <sub>OPR</sub>	Operating Temperature	-40°C to +85°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time	
	$V_{CC} = 3.3V \pm 0.3V$	0 ~ 100ns/V
	$V_{CC} = 5.0V \pm 0.5V$	0 ~ 20ns/V

#### Note:

1. Unused inputs must be held HIGH or LOW. They may not float.

## **DC Electrical Characteristics**

					T	<sub>A</sub> = 25°	С		40°C to 5°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions		Min.	Тур.	Max.	Min.	Max.	Units
V <sub>IH</sub>	HIGH Level Input	2.0			1.50			1.50		V
	Voltage	3.0 - 5.5			0.7 x V <sub>CC</sub>			0.7 x V <sub>CC</sub>		
V <sub>IL</sub>	LOW Level Input	2.0					0.50		0.50	V
	Voltage	3.0 - 5.5					0.3 x V <sub>CC</sub>		0.3 x V <sub>CC</sub>	
V <sub>OH</sub>	HIGH Level Output	2.0	$V_{IN} = V_{IH}$ $I_{OH} = -50\mu A$		1.9	2.0		1.9		V
	Voltage	3.0	or V <sub>IL</sub>		2.9	3.0		2.9		
		4.5			4.4	4.5		4.4		
		3.0		$I_{OH} = -4mA$	2.58			2.48		
		4.5		$I_{OH} = -8mA$	3.94			3.80		
V <sub>OL</sub>	LOW Level Output	2.0	$V_{IN} = V_{IH}$ $I_{OL} = 50\mu A$			0.0	0.1		0.1	V
	Voltage	3.0	or V <sub>IL</sub>			0.0	0.1		0.1	
		4.5				0.0	0.1		0.1	
		3.0		I <sub>OL</sub> = 4mA		4	0.36		0.44	
		4.5		I <sub>OL</sub> = 8mA	38	30	0.36		0.44	
I <sub>IN</sub>	Input Leakage Current	0 – 5.5	V <sub>IN</sub> = 5.5V or GND		多为下	2	±0.1		±1.0	μA
I <sub>cc</sub>	Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND		CC		4.0		40.0	μA

## **AC Electrical Characteristics**

				T	\ = <b>+25</b>	°C		–40°C 85°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Min.	Тур.	Max.	Min.	Max.	Units
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay Time	3.3 ± 0.3	C <sub>L</sub> = 15pF		7.5	11.9	1.0	14.0	ns
	to Q <sub>1</sub>		$C_L = 50pF$		10.0	15.4	1.0	17.5	
		5.0 ± 0.5	C <sub>L</sub> = 15pF		4.8	7.3	1.0	8.5	ns
			$C_L = 50pF$		6.3	9.3	1.0	10.5	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay Time	3.3 ± 0.3	$C_L = 15pF$						ns
	between Stages from		$C_L = 50pF$		2.4	4.4	1.0	5.0	
	Q <sub>n</sub> to Q <sub>n+1</sub>	5.0 ± 0.5	$C_L = 15pF$						ns
			$C_L = 50pF$		1.6	3.1	1.0	3.5	
t <sub>PHL</sub>	Propagation Delay Time	3.3 ± 0.3	$C_L = 15pF$		8.3	12.8	1.0	15.0	ns
	MR-Q <sub>n</sub>		$C_L = 50pF$		10.8	16.3	1.0	18.5	
		5.0 ± 0.5	$C_L = 15pF$		5.6	8.6	1.0	10.0	ns
			$C_L = 50pF$		7.1	10.6	1.0	12.0	
f <sub>MAX</sub>	Maximum Clock	3.3 ± 0.3	C <sub>L</sub> = 15pF	90	140	0	75		MHz
	Frequency		$C_L = 50pF$	55	80		50		
		5.0 ± 0.5	$G_L = 15pF$	150	210		125		MHz
			$C_L = 50pF$	95	125		80		
C <sub>IN</sub>	Input Capacitance		V <sub>CC</sub> = Open		4	10		10	pF
C <sub>PD</sub>	Power Dissipation Capacitance		(2)		21				pF

#### Note:


2.  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (Opr.) =  $C_{PD} \cdot V_{CC} \cdot f_N + I_{CC}$ 

## **AC Operating Requirements**

			T <sub>A</sub> =	25°C	T <sub>A</sub> = -40°C to +85°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Тур.	Guarant	eed Minimum	Units
$t_w(L), t_w(H)$	Minimum Pulse Width (CP)	3.3 ± 0.3		5.0	5.0	ns
		5.0 ± 0.5		5.0	5.0	
t <sub>w</sub> (L)	Minimum Pulse Width (MR)	3.3 ± 0.3		5.0	5.0	ns
		5.0 ± 0.5		5.0	5.0	
t <sub>REC</sub>	Minimum Removal Time (MR)	3.3 ± 0.3		5.0	5.0	ns
		5.0 ± 0.5		5.0	5.0	

## **Physical Dimensions**

Dimensions are in millimeters unless otherwise noted.



DETAIL A SCALE: 2:1

-(1.04)

M16AREVK

0.70±0.20

Figure 1. 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A

## Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. 5.00±0.10 4.55 5.90 7.35 4.45 В 6.4 0.65 4.4±0.1 3.2 ○ 0.2 C B A ALL LEAD TIPS PIN #1 IDENT. LAND PATTERN RECOMMENDATION (F) 0.11SEE DETAIL A ALL LEAD TIPS 1.1 MAX ○ 0.1 C 0.09-0.20 -C-0.10±0.05 0.65 0.19 - 0.30 12° TOP AND BOTTOM **♦ 0.10** A B C C S GAGE PLANE NOTES: 0.25 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, B. DIMENSIONS ARE IN MILLIMETERS C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS 0.6±0.1 SEATING PLANE D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1994 E. DRAWING FILE NAME: MTC16REV4 **DETAIL** A F. LAND PATTERN RECOMMENDATION PER IPC7351 - ID# TSOP65P640X110-16N

Figure 2. 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16

MTC16rev4





#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACFx<sup>®</sup> HiSeC™ Across the board. Around the world.™ i-Lo™ ImpliedDisconnect™ ActiveArray™ Bottomless™ IntelliMAX™ Build it Now™ ISOPLANAR™ CoolFET™ MICROCOUPLER™ CorePLUS™ MicroPak™  $CROSSVOLT^{\text{\tiny TM}}$ MICROWIRE™  $\mathsf{CTL^{\mathsf{TM}}}$ Motion-SPM™ Current Transfer Logic™  $MSX^{TM}$ DOME™ MSXPro™ E<sup>2</sup>CMOS<sup>TM</sup>  $OCX^{TM}$ EcoSPARK®  $OCXPro^{TM}$ EnSigna™ FACT Quiet Series™ FACT

EnSigna™
OPTOLOGIC®
FACT Quiet Series™
FACT®
FAST®
PACMAN™
FASTr™
POP™
FPS™
Power220®
FRFET®
GlobalOptoisolator™
GTO™
OPTOLOGIC®
PACMAN™
PACMAN™
PDP-SPM™
POP™
POP™
Power220®
Power247®
Power247®
PowerEdge™
PowerSaver™

Power-SPM™ PowerTrench®

Programmable Active Droop™  $QFET^{\otimes}$  QS™

QT Optoelectronics™
Quiet Series™
RapidConfigure™
RapidConnect™
ScalarPump™
SMART START™
SPM®
STEALTH™
SuperFET™
SuperSOT™.3

SyncFET™ TCM™ The Power Franchise

TinyBoost™

SuperSOT™-6

SuperSOTTM\_8

TinyBuck™
TinyLogic®
TINYOPTO™
TinyPower™
TinyWire™
TruTranslatio

TruTranslation™
µSerDes™
UHC®
UniFET™
VCX™
Wire™

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I27