

# 74VHC4046 CMOS Phase Lock Loop

### **General Description**

The 74VHC4046 is a low power phase lock loop utilizing advanced silicon-gate CMOS technology to obtain high frequency operation both in the phase comparator and VCO sections. This device contains a low power linear voltage controlled oscillator (VCO), a source follower, and three phase comparators. The three phase comparators have a common signal input and a common comparator input. The signal input has a self biasing amplifier allowing signals to be either capacitively coupled to the phase comparators with a small signal or directly coupled with standard input logic levels. This device is similar to the CD4046 except that the Zener diode of the metal gate CMOS device has been replaced with a third phase comparator.

Phase Comparator I is an exclusive OR (XOR) gate. It provides a digital error signal that maintains a 90 phase shift between the VCO's center frequency and the input signal (50% duty cycle input waveforms). This phase detector is more susceptible to locking onto harmonics of the input frequency than phase comparator I, but provides better noise rejection.

Phase comparator III is an SR flip-flop gate. It can be used to provide the phase comparator functions and is similar to the first comparator in performance.

Phase comparator II is an edge sensitive digital sequential network. Two signal outputs are provided, a comparator output and a phase pulse output. The comparator output is a TRI-STATE® output that provides a signal that locks the VCO output signal to the input signal with 0 phase shift between them. This comparator is more susceptible to noise throwing the loop out of lock, but is less likely to lock onto harmonics than the other two comparators.

In a typical application any one of the three comparators feed an external filter network which in turn feeds the VCO input. This input is a very high impedance CMOS input which also drives the source follower. The VCO's operating frequency is set by three external components connected to the C1A, C1B, R1 and R2 pins. An inhibit pin is provided to disable the VCO and the source follower, providing a method of putting the IC in a low power state.

The source follower is a MOS transistor whose gate is connected to the VCO input and whose drain connects the Demodulator output. This output normally is used by tying a resistor from pin 10 to ground, and provides a means of looking at the VCO input without loading down modifying the characteristics of the PLL filter.

#### **Features**

Low dynamic power consumption	$(V_{CC} = 4.5V)$
■ Maximum VCO operating frequency:	12 MHz
$(V_{CC} = 4.5V)$	

■ Fast comparator response time (V<sub>CC</sub>=4.5V)


		The second secon			
	Comparator I:	0.		25	ns
١.	Comparator II:			30	ns
	Comparator III:			25	ns
i	VCO has high lin	earity and high t	temperature	stability	

■ Pin and function compatible with the 74HC4046

Commercial	Package Number	Package Description
74VHC4046M	M16A	16-Lead Molded JEDEC SOIC
74VHC4046N	N16E	16-Lead Molded DIP

Note: Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

TRI-STATE® is a registered trademark of National Semiconductor Corporation.



<b>Absolute Maximum Rat</b>	tings (Notes 1 & 2)	Opera	ting Conditi	ons		
Supply Voltage (V <sub>CC</sub> )	-0.5  to  + 7.0 V	•	•	Min	Max	Units
DC Input Voltage (V <sub>IN</sub> )	$-1.5$ to $V_{CC} + 1.5V$	Supply Vo	oltage (V <sub>CC</sub> )	2	6	V
DC Output Voltage (V <sub>OUT</sub> )	$-0.5$ to $V_{CC} + 0.5V$	DC Input or Output Voltage		0	$V_{CC}$	V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	$\pm$ 20 mA	(V <sub>IN</sub> , V <sub>OUT</sub> )		J	<b>V</b> CC	•
DC Output Current per pin (IOLIT)	$\pm$ 25 mA		5017			
DC V <sub>CC</sub> or GND Current, per pin (I <sub>CC</sub> )	$\pm$ 50 mA		Temp. Range (T <sub>A</sub> )			
Storage Temperature Range (TSTG)	-65°C +150°C	74VHC		-40	+85	°C
Power Dissipation (P <sub>D</sub> )		Input Rise	or Fall Times			
(Note 3)	600 mW	(t <sub>r</sub> , t <sub>f</sub> )	$V_{CC} = 2.0V$		1000	ns
S.O. Package only	500 mW		$V_{CC} = 4.5V$		500	ns
Lead Temperature (T <sub>L</sub> )			$V_{CC} = 6.0V$		400	ns
(Soldering 10 seconds)	260°C					

# **DC Electrical Characteristics** (Note 4)


Symbol	Parameter	Conditions	Conditions $V_{CC}$ $T_A = 25^{\circ}C$ $T_{A} = -40 \text{ to } 85$		Conditions $V_{CC}$ $T_A = 25^{\circ}C$ $T_A$	T <sub>A</sub> =25°C		74VHC T <sub>A</sub> = -40 to 85°C	Units
				Typ Gua		Typ Guaranteed Limits			
$V_{IH}$	Minimum High Level Input Voltage		2.0V 4.5V 6.0V		1.5 3.15 4.2	1.5 3.15 4.2	V V V		
V <sub>IL</sub>	Maximum Low Level Input Voltage		2.0V 4.5V 6.0V		0.5 1.35 1.8	0.5 1.35 1.8	V V V		
V <sub>OH</sub>	Minimum High Level Output Voltage	$\begin{aligned} & V_{IN}\!=\!V_{IH} \text{ or } V_{IL} \\ &  I_{OUT} \!\leq\!20  \mu\text{A} \end{aligned}$ $\begin{aligned} & V_{IN}\!=\!V_{IH} \text{ or } V_{IL} \\ &  I_{OUT} \!\leq\!4.0 \text{ mA} \\ &  I_{OUT} \!\leq\!5.2 \text{ mA} \end{aligned}$	2.0V 4.5V 6.0V 4.5V 6.0V	2.0 4.5 6.0 4.2 5.7	1.9 4.4 5.9 3.98 5.48	1.9 4.4 5.9 3.84 5.34	V V V		
V <sub>OL</sub>	Maximum Low Level Output Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \le 20 \mu A$ $ V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \le 4.0 mA$ $ I_{OUT}  \le 5.2 mA$	2.0V 4.5V 6.0V 4.5V 6.0V	0 0 0 0	0.1 0.1 0.1 0.26 0.26	0.1 0.1 0.1 0.33 0.33	V V V		
I <sub>IN</sub>	Maximum Input Current (Pins 3,5,9)	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0V		±0.1	±1.0	μΑ		
I <sub>IN</sub>	Maximum Input Current (Pin 14)	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0V	20	50	80	μΑ		
loz	Maximum TRI-STATE Output Leakage Current (Pin 13)	V <sub>OUT</sub> =V <sub>CC</sub> or GND	6.0V		±0.25	± 2.5	μΑ		
Icc	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0V	30	40	65	μΑ		
		V <sub>IN</sub> = V <sub>CC</sub> or GND Pin 14 Open	6.0V	600	750	1200	μΑ		


Note 1: Maximum Ratings are those values beyond which damage to the device may occur.


Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 4: For a power supply of 5V  $\pm$ 10% the worst case output voltages ( $V_{OH}$ , and  $V_{OL}$ ) occur for VHC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC} = 5.5V$  and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst case leakage current ( $I_{IN}$ ,  $I_{CC}$ , and  $I_{OZ}$ ) occur for CMOS at the higher voltage and so the 6.0V values should be used.

Symbol	Parameters	Conditions	V		T=25C	74VHC	Units
Syllibol	Parameters	Conditions	V <sub>CC</sub>	Тур	Guarante	ed Limits	- Onits
	AC Coupled	C (series) = 100 pF	2.0V	25	100	150	mV
	Input Sensitiv-	f <sub>IN</sub> =500 kHz	4.5V	50	150	200	mV
	ity, Signal In		6.0V	135	250	300	mV
t <sub>r</sub> , t <sub>f</sub>	Maximum Output		2.0V	30	75	95	ns
	Rise and Fall Time		4.5V 6.0V	9	15 12	19 15	ns ns
C <sub>IN</sub>	Maximum Input		7		12	10	pF
OIN	Capacitance		,				
Phase Comp	parator I						
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Prop-		3.3V	65	117	146	ns
	agation Delay		4.5V	25	40	50	ns
			6.0V	20	34	43	ns
Phase Comp	1	I					1
t <sub>PZL</sub>	Maximum TRI- STATE Enable		3.3V 4.5V	75 25	130 45	160 56	ns
	Time		6.0V	22	38	48	ns ns
t <sub>PZH</sub> , t <sub>PHZ</sub>	Maximum TRI-		3.3V	88	140	175	ns
ייבחי יירוב	STATE Enable		4.5V	30	48	60	ns
	Time		6.0V	25	41	51	ns
$t_{PLZ}$	Maximum TRI-		3.3V	90	140	175	ns
	STATE Disable Time		4.5V 6.0V	32 28	48 41	60 51	ns
					30.0		ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Prop- agation Delay		3.3V 4.5V	100 34	146 50	1 <mark>80</mark> 63	ns ns
	High to Low		6.0V	27	43	53	ns
	to Phase Pulses			N.A.			
Phase Comp	1				C		
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Prop-		3.3V 4.5V	75 25	117	146 50	ns
	agation Delay		6.0V	23 22	40 34	43	ns ns
C <sub>PD</sub>	Maximum Power Dissipation	All Comparators V <sub>IN</sub> = V <sub>CC</sub> and GND		130			pF
	Capacitance	40.00					
-		ecified to operate from Vo	C = 3.0V to	6.0V)	1 1		1
fMAX	Maximum Operating	C1 = 50  pF $R1 = 100\Omega$	4.5V	7	4.5		MHz
	Frequency	R2 = ∞	6.0V	11	7		MHz
		$VCO_{in} = V_{CC}$					
		C1 = 0  pF $R1 = 100\Omega$	4.5V 6.0	12 14			MHz MHz
		$VCO_{in} = V_{CC}$	0.0	14			IVII 12
	Duty Cycle	III 00		50			%
Demodulato	r Output	•	•	•			
	Offset Voltage VCO <sub>in</sub> -V <sub>dem</sub>	$R_S = 20 \text{ k}\Omega$	4.5V	0.75	1.3	1.5	٧
	Offset	$R_s = 20 \text{ k}\Omega$	4.5V				
	Variation	VCO <sub>in</sub> = 1.75V		0.65			V
		2.25V 2.75V		0.1 0.75			







Comp	arator I	Comparator II & III					
R <sub>2</sub> = ∞	R <sub>2</sub> ≠∞	R <sub>2</sub> = ∞	R <sub>2</sub> ≠∞				
-Given: f <sub>0</sub> -Use f <sub>0</sub> with curve titled center frequency vs R1, C to determine R1 and C1	$ \begin{array}{lll} -\text{Given:} f_0 \text{ and } f_L \\ -\text{Calculate } f_{min} \text{ from the} \\ \text{equation } f_{min} = f_0 - f_L \\ -\text{Use } f_{min} \text{ with curve titled} \\ \text{offset frequency vs R2, C} \\ \text{to determine R2 and C1} \\ -\text{Calculate } f_{max}/f_{min} \text{ from} \\ \text{the equation } f_{max}/f_{min} = f_0 + f_L/f_0 - f_L \\ -\text{Use } f_{max}/f_{min} \text{ with curve} \\ \text{titled } f_{max}/f_{min} \text{ vs R2/R1} \\ \text{to obtain R1} \\ \end{array} $	-Given: f <sub>max</sub> -Calculate f <sub>0</sub> from the equation f <sub>0</sub> = f <sub>max</sub> /2 -Use f <sub>0</sub> with curve titled center frequency vs R1, C to determine R1 and C1	- Given: f <sub>min</sub> and f <sub>max</sub> - Use f <sub>min</sub> with curve titled offset frequency vs R2, C to determine R2 and C1 - Calculate f <sub>max</sub> /f <sub>min</sub> - Use f <sub>max</sub> /f <sub>min</sub> with curve titled f <sub>max</sub> /f <sub>min</sub> vs R2/R1 to determine ratio R2/R1 to obtain R1				

(b)

FIGURE 1 (Continued)


## **Detailed Circuit Description**

# VOLTAGE CONTROLLED OSCILLATOR/SOURCE FOLLOWER

The VCO requires two or three external components to operate. These are R1, R2, C1. Resistor R1 and capacitor C1 are selected to determine the center frequency of the VCO. R1 controls the lock range. As R1's resistance decreases the range of  $f_{\text{min}}$  to  $f_{\text{max}}$  increases. Thus the VCO's gain decreases. As C1 is changed the offset (if used) of R2, and the center frequency is changed. (See typical performance curves) R2 can be used to set the offset frequency with 0V at VCO input. If R2 is omitted the VCO range is from 0Hz. As R2 is decreased the offset frequency is increased. The ef-

fect of R2 is shown in the design information table and typical performance curves. By increasing the value of R2 the lock range of the PLL is offset above 0Hz and the gain (Volts/rad.) does not change. In general, when offset is desired, R2 and C1 should be chosen first, and then R1 should be chosen to obtain the proper center frequency.

Internally the resistors set a current in a current mirror as shown in *Figure 1*. The mirrored current drives one side of



TL/F/11675-18

FIGURE 2. Logic Diagram for VCO

### **Detailed Circuit Description (Continued)**

the capacitor once the capacitor charges up to the threshold of the schmitt trigger the oscillator logic flips the capacitor over and causes the mirror to charge the opposite side of the capacitor. The output from the internal logic is then taken to pin 4.

The input to the VCO is a very high impedance CMOS input and so it will not load down the loop filter, easing the filters design. In order to make signals at the VCO input accessible without degrading the loop performance a source follower transistor is provided. This transistor can be used by connecting a resistor to ground and its drain output will follow the VCO input signal.

An inhibit signal is provided to allow disabling of the VCO and the source follower. This is useful if the internal VCO is not being used. A logic high on inhibit disables the VCO and source follower.

The output of the VCO is a standard high speed CMOS output with an equivalent LSTTL fanout of 10. The VCO

output is approximately a square wave. This output can either directly feed the comparator input of the phase comparators or feed external prescalers (counters) to enable frequency synthesis.

#### PHASE COMPARATORS

All three phase comparators share two inputs, Signal In and Comparator In. The Signal In has a special DC bias network that enables AC coupling of input signals. If the signals are not AC coupled then this input requires logic levels the same as standard 74VHC. The Comparator input is a standard digital input. Both input structures are shown in Figure 3

The outputs of these comparators are essentially standard 74VHC voltage outputs. (Comparator II is TRI-STATE.)




FIGURE 3. Logic Diagram for Phase Comparator I and the Common Input Circuit for All Three Comparators




FIGURE 4. Typical Phase Comparator I. Waveforms

### **Detailed Circuit Description (Continued)**

Thus in normal operation  $V_{CC}$  and ground voltage levels are fed to the loop filter. This differs from some phase detectors which supply a current output to the loop filter and this should be considered in the design. (The CD4046 also provides a voltage.)

Figure 5 shows the state tables for all three comparators.

#### PHASE COMPARATOR I

This comparator is a simple XOR gate similar to the 54/74HC86, and its operation is similar to an overdriven balanced modulator. To maximize lock range the input frequencies must have a 50% duty cycle. Typical input and output waveforms are shown in *Figure 4*. The output of the phase detector feeds the loop filter which averages the output voltage. The frequency range upon which the PLL will lock onto if initially out of lock is defined as the capture range. The capture range for phase detector I is dependent on the loop filter employed. The capture range can be as large as the lock range which is equal to the VCO frequency range.

To see how the detector operates refer to Figure 4. When two square wave inputs are applied to this comparator, an output waveform whose duty cycle is dependent on the phase difference between the two signals results. As the phase difference increases the output duty cycle increases and the voltage after the loop filter increases. Thus in order to achieve lock, when the PLL input frequency increases the

VCO input voltage must increase and the phase difference between comparator in and signal in will increase. At an input frequency equal  $f_{\text{min}}$ , the VCO input is at 0V and this requires the phase detector output to be ground hence the two input signals must be in phase. When the input frequency is  $f_{\text{max}}$  then the VCO input must be  $V_{\text{CC}}$  and the phase detector inputs must be 180° out of phase.


The XOR is more susceptible to locking onto harmonics of the signal input than the digital phase detector II. This can be seen by noticing that a signal 2 times the VCO frequency results in the same output duty cycle as a signal equal the VCO frequency. The difference is that the output frequency of the 2f example is twice that of the other example. The loop filter and the VCO range should be designed to prevent locking on to harmonics.


#### PHASE COMPARATOR II


This detector is a digital memory network. It consists of four flip-flops and some gating logic, a three state output and a phase pulse output as shown in *Figure 6*. This comparator acts only on the positive edges of the input signals and is thus independent of signal duty cycle.

Phase comparator II operates in such a way as to force the PLL into lock with 0 phase difference between the VCO output and the signal input positive waveform edges. Figure 7 shows some typical loop waveforms. First assume that the signal input phase is leading the comparator input. This

### **Phase Comparator State Diagrams**








TL/F/11675-21

FIGURE 5. PLL State Tables



### **Detailed Circuit Description (Continued)**

means that the VCO's frequency must be increased to bring its leading edge into proper phase alignment. Thus the phase detector II output is set high. This will cause the loop filter to charge up the VCO input increasing the VCO frequency. Once the leading edge of the comparator input is detected the output goes TRI-STATE holding the VCO input at the loop filter voltage. If the VCO still lags the signal then the phase detector will again charge up to VCO input for the time between the leading edges of both waveforms.

If the VCO leads the signal then when the leading edge of the VCO is seen the output of the phase comparator goes low. This discharges the loop filter until the leading edge of the signal is detected at which time the output TRI-STATE itself again. This has the effect of slowing down the VCO to again make the rising edges of both waveform coincident.

When the PLL is out of lock the VCO will be running either slower or faster than the signal input. If it is running slower the phase detector will see more signal rising edges and so the output of the phase comparator will be high a majority of the time, raising the VCO's frequency. Conversely, if the VCO is running faster than the signal the output of the detector will be low most of the time and the VCO's output frequency will be decreased.


As one can see when the PLL is locked the output of phase comparator II will be almost always TRI-STATE except for minor corrections at the leading edge of the waveforms. When the detector is TRI-STATE the phase pulse output is high. This output can be used to determine when the PLL is in the locked condition.

This detector has several interesting characteristics. Over the entire VCO frequency range there is no phase difference between the comparator input and the signal input. The lock range of the PLL is the same as the capture range. Minimal power is consumed in the loop filter since in lock the detector output is a high impedance. Also when no signal is present the detector will see only VCO leading edges, and so the comparator output will stay low forcing the VCO to  $f_{\mbox{min}}$  operating frequency.

Phase comparator II is more susceptible to noise causing the phase lock loop to unlock. If a noise pulse is seen on the signal input, the comparator treats it as another positive edge of the signal and will cause the output to go high until the VCO leading edge is seen, potentially for a whole signal input period. This would cause the VCO to speed up during that time. When using the phase comparator I the output of that phase detector would be disturbed for only the short duration of the noise spike and would cause less upset.

#### **PHASE COMPARATOR III**

This comparator is a simple S-R Flip-Flop which can function as a phase comparator Figure 8. It has some similar characteristics to the edge sensitive comparator. To see how this detector works assume input pulses are applied to the signal and comparator inputs as shown in Figure 9. When the signal input leads the comparator input the flop is set. This will charge up the loop filter and cause the VCO to speed up, bringing the comparator into phase with the signal input. When using short pulses as input this comparator behaves very similar to the second comparator. But one can see that if the signal input is a long pulse, the output of the comparator will be forced to a one no matter how many comparator input pulses are received. Also if the VCO input is a square wave (as it is) and the signal input is pulse then the VCO will force the comparator output low much of the time. Therefore it is ideal to condition the signal and comparator input to short pulses. This is most easily done by using a series capacitor.







FIGURE 9. Typical Waveforms for Phase Comparator III


# **Ordering Information**


The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



TL/F/11675-26

# Physical Dimensions inches (millimeters)





16-Lead (0.150" Wide) Molded Small Outline Package, JEDEC Order Number 74VHC4046M NS Package Number M16A

### Physical Dimensions inches (millimeters) (Continued) $\frac{0.740 - 0.780}{(18.80 - 19.81)}$ (2.286)16 15 14 13 12 11 10 9 16 15 INDEX $0.250 \pm 0.010$ $(6.350 \pm 0.254)$ (O PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 8 1 2 OPTION 01 OPTION 02 $\frac{0.065}{(1.651)}$ $\frac{0.130 \pm 0.005}{(3.302 \pm 0.127)}$ $\frac{0.060}{(1.524)}$ TYP 4º TYP OPTIONAL $\frac{0.300 - 0.320}{(7.620 - 8.128)}$ ¥ 0.145 = 0.200 (3.683 = 5.080) 95°±5° $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 900 + 40 TYP $\frac{0.020}{(0.508)}$ $\frac{0.280}{(7.112)}$ 0.125 - 0.150 (3.175 - 3.810) 0.030 ± 0.015 $(0.762 \pm 0.381)$ MIN 0.014 - 0.023 (0.356 - 0.584) TYP 0.100 ± 0.010 (2.540 ± 0.254) TYP (0.325 **+**0.040 **-**0.015 0.050 ± 0.010 (1.270 ± 0.254) TYP N16E (REV F) (8.255 **+**1.016) 逐步<sup>技术形</sup>。 Com.cn

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Europe Fax: (+49) 0-180-530 85 86
Email: cnjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 33 18
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408