



April 1994
Revised April 2005

74VHC273

Octal D-Type Flip-Flop

General Description

The VHC273 is an advanced high speed CMOS Octal D-type flip-flop fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The register has a common buffered Clock (CP) which is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The Master Reset (MR) input will clear all flip-flops simultaneously. All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input.

An input protection circuit insures that 0V to 7V can be applied to the inputs pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Features


- High Speed: $f_{MAX} = 165$ MHz (typ) at $V_{CC} = 5V$
- Low power dissipation: $I_{CC} = 4 \mu A$ (max) at $T_A = 25^\circ C$
- High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (min)
- Power down protection is provided on all inputs
- Low noise: $V_{OLP} = 0.9V$ (max)
- Pin and function compatible with 74HC273
- Leadless DQFN Package

Ordering Code:


Order Number	Package Number	Package Description
74VHC273M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74VHC273SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC273BQ (Preliminary)	MLP020B (Preliminary)	Pb-Free 20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 4.5mm
74VHC273MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC273N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Pb-Free package per JEDEC J-STD-020B.

Logic Symbols




IEEE/IEC




Connection Diagrams

Pin Assignments for PDIP, SOIC, SOP, and TSSOP



Pad Assignments for DQFN



(Top Through View)

Pin Descriptions

Pin Names	Description
D ₀ -D ₇	Data Inputs
MR	Master Reset
CP	Clock Pulse Input
Q ₀ -Q ₇	Data Outputs

Function Table

Operating Mode	Inputs			Outputs	
	MR	CP	D _n	Q _n	
Reset (Clear)	L	X	X	L	
Load '1'	H	✓	H	H	
Load '0'	H	✓	L	L	


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

✓ = LOW-to-HIGH Transition

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

Supply Voltage (V_{CC})	-0.5V to +7.0V
DC Input Voltage (V_{IN})	-0.5V to +7.0V
DC Output Voltage (V_{OUT})	-0.5V to V_{CC} + 0.5V
Input Diode Current (I_{IK})	-20 mA
Output Diode Current (I_{OK})	± 20 mA
DC Output Current (I_{OUT})	± 25 mA
DC V_{CC}/GND Current (I_{CC})	± 75 mA
Storage Temperature (T_{STG})	-65°C to +150°C
Lead Temperature (T_L) (Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 2)

Supply Voltage (V_{CC})	2.0V to +5.5V
Input Voltage (V_{IN})	0V to +5.5V
Output Voltage (V_{OUT})	0V to V_{CC}
Operating Temperature (T_{OPR})	-40°C to +85°C
Input Rise and Fall Time (t_r, t_f)	
$V_{CC} = 3.3V \pm 0.3V$	0 ns/V ~ 100 ns/V
$V_{CC} = 5.0V \pm 0.5V$	0 ns/V ~ 20 ns/V

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	$T_A = 25^\circ C$			Units	Conditions
			Min	Typ	Max		
V_{IH}	HIGH Level Input Voltage	2.0 3.0 – 5.5	1.50 0.7 V_{CC}		1.50 0.7 V_{CC}	V	
V_{IL}	LOW Level Input Voltage	2.0 3.0 – 5.5		0.50 0.3 V_{CC}		V	
V_{OH}	HIGH Level Output Voltage	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5	1.9 2.9 4.4	V	$V_{IN} = V_{IH}$ or V_{IL}
		3.0 4.5	2.58 3.94		2.48 3.80		$I_{OH} = -50 \mu A$ $I_{OH} = -4 mA$ $I_{OH} = -8 mA$
		2.0 3.0 4.5	0.0 0.0 0.0	0.1 0.1 0.1	0.1	V	$I_{OL} = 50 \mu A$ $I_{OL} = 4 mA$ $I_{OL} = 8 mA$
V_{OL}	LOW Level Output Voltage	3.0 4.5		0.36 0.36	0.44 0.44		
I_{IN}	Input Leakage Current	0 – 5.5		± 0.1	± 1.0	μA	$V_{IN} = 5.5V$ or GND
I_{CC}	Quiescent Supply Current	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$ or GND

Noise Characteristics

Symbol	Parameter	V_{CC} (V)	$T_A = 25^\circ C$		Units	Conditions
			Typ	Limits		
V_{OLP} (Note 3)	Quiet Output Maximum Dynamic V_{OL}	5.0	0.6	0.9	V	$C_L = 50 pF$
V_{OLV} (Note 3)	Quiet Output Minimum Dynamic V_{OL}	5.0	-0.6	-0.9	V	$C_L = 50 pF$
V_{IHD} (Note 3)	Minimum HIGH Level Dynamic Input Voltage	5.0		3.5	V	$C_L = 50 pF$
V_{ILD} (Note 3)	Maximum LOW Level Dynamic Input Voltage	5.0		1.5	V	$C_L = 50 pF$

Note 3: Parameter guaranteed by design.

AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	T _A = 25°C			Units	Conditions	
			Min	Typ	Max			
f _{MAX}	Maximum Clock Frequency	3.3 ± 0.3	75	120	65	MHz	C _L = 15 pF	
		5.0 ± 0.5	50	75	45		C _L = 50 pF	
		3.3 ± 0.3	120	165	100	MHz	C _L = 15 pF	
		5.0 ± 0.5	80	110	70		C _L = 50 pF	
t _{PLH}	Propagation Delay Time (CK - Q)	3.3 ± 0.3	8.7	13.6	1.0	16.0	ns	C _L = 15 pF
		5.0 ± 0.5	11.2	17.1	1.0	19.5		C _L = 50 pF
		3.3 ± 0.3	5.8	9.0	1.0	10.5	ns	C _L = 15 pF
		5.0 ± 0.5	7.3	11.0	1.0	12.5		C _L = 50 pF
t _{PHL}	Propagation Delay Time (MR - Q)	3.3 ± 0.3	8.9	13.6	1.0	16.0	ns	C _L = 15 pF
		5.0 ± 0.5	11.4	17.1	1.0	19.5		C _L = 50 pF
		3.3 ± 0.3	5.2	8.5	1.0	10.0	ns	C _L = 15 pF
		5.0 ± 0.5	6.7	10.5	1.0	12.0		C _L = 50 pF
t _{OSLH}	Output to Output Skew	3.3 ± 0.3		1.5		1.5	ns	(Note 4) C _L = 50 pF
		5.0 ± 0.5		1.0		1.0		
C _{IN}	Input Capacitance		4.0	10.0		10.0	pF	V _{CC} = Open
C _{PD}	Power Dissipation Capacitance		31				pF	(Note 5)

Note 4: Parameter guaranteed by design t_{OSLH} = |t_{PLHmax} - t_{PLHmin}|; t_{OSHL} = |t_{PHLmax} - t_{PHLmin}|.

Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * f_{IN} + I_{CC}/8 (per F/F). The total C_{PD} when n pieces of the Flip-Flop operates can be calculated by the equation: C_{PD} (total) = 22 + 9n.

AC Operating Requirements

Symbol	Parameter	V _{CC} (V) (Note 6)	T _A = 25°C		T _A = -40°C to +85°C		Units
			Typ	Guaranteed Minimum			
t _{W(L)}	Minimum Pulse Width (CK)	3.3		5.5	6.5	ns	
		5.0		5.0	5.0		
t _{W(L)}	Minimum Pulse Width (MR)	3.3		5.0	6.0	ns	
		5.0		5.0	5.0		
t _S	Minimum Setup Time	3.3		5.5	6.5	ns	
		5.0		4.5	4.5		
t _H	Minimum Hold Time	3.3		1.0	1.0	ns	
		5.0		1.0	1.0		
t _{REC}	Minimum Removal Time (MR)	3.3		2.5	2.5	ns	
		5.0		2.0	2.0		


Note 6: V_{CC} is 3.3 ± 0.3V or 5.0 ± 0.5V

Tape and Reel Specification

Tape Format for DQFN

Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status
BQ	Leader (Start End)	125 (typ)	Empty	Sealed
	Carrier	2500/3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed


TAPE DIMENSIONS inches (millimeters)




NOTES: unless otherwise specified

1. Cumulative pitch for feeding holes and cavities (chip pockets) not to exceed 0.008[0.20] over 10 pitch span.
2. Smallest allowable bending radius.
3. Thru hole inside cavity is centered within cavity.
4. Tolerance is ±0.002[0.05] for these dimensions on all 12mm tapes.
5. Ao and Bo measured on a plane 0.120[0.30] above the bottom of the pocket.
6. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
7. Pocket position relative to sprocket hole measured as true position of pocket. Not pocket hole.
8. Controlling dimension is millimeter. Dimension in inches rounded.

REEL DIMENSIONS inches (millimeters)




Tape Size	A	B	C	D	N	W1	W2
12 mm (330)	13.0 (330)	0.059 (1.50)	0.512 (13.00)	0.795 (20.20)	7.008 (178)	0.488 (12.4)	0.724 (18.4)


Physical Dimensions inches (millimeters) unless otherwise noted

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Package Number M20B



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LAND PATTERN RECOMMENDATION



DIMENSIONS ARE IN MILLIMETERS




NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

M20DRevB1

DETAIL A

**Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M20D**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


NOTES:

- CONFORMS TO JEDEC REGISTRATION
MO-241, VARIATION AC
- DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS AND TOLERANCES PER
ASME Y14.5M, 1994

MLP020BrevA

**Pb-Free 20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 4.5mm
Package Number MLP020B
(Preliminary)**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)




MTC20REV1

**20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC20**

74VHC273 Octal D-Type Flip-Flop

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



N20A (REV G)

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com