**INTEGRATED CIRCUITS**



Product specification File under Integrated Circuits, IC06 December 1990



## **Presettable synchronous BCD decade up/down counter 74HC/HCT190**

### **FEATURES**

- Synchronous reversible counting
- Asynchronous parallel load
- Count enable control for synchronous expansion
- Single up/down control input
- Output capability: standard
- $\bullet$  I<sub>CC</sub> category: MSI

### **GENERAL DESCRIPTION**

The 74HC/HCT190 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT190 are asynchronously presettable up/down BCD decade counters. They contain four master/slave flip-flops with internal gating and steering logic to provide asynchronous preset and synchronous count-up and count-down operation.

Asynchronous parallel load capability permits the counter to be preset to any desired number. Information present on the parallel data inputs  $(D_0$  to  $D_3)$  is loaded into the counter and appears on the outputs when the parallel load (PL) input is LOW. As indicated in the function table, this operation overrides the counting function.

Counting is inhibited by a HIGH level on the count enable  $(\overline{CE})$  input. When  $\overline{CE}$  is LOW internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The up/down  $(\overline{U}/D)$  input signal determines the direction of counting as indicated in the function table. The  $\overline{CE}$  input may go LOW when the clock is in either state, however, the LOW-to-HIGH  $\overline{\text{CE}}$  transition must occur only when the clock is HIGH. Also, the  $\overline{U}/D$  input should be changed only when either  $\overline{CE}$  or CP is HIGH.

Overflow/underflow indications are provided by two types of outputs, the terminal count (TC) and ripple clock  $(\overline{RC})$ . The TC output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches "9" in the count-up-mode. The TC output will remain HIGH until a state change occurs, either by counting or presetting, or until  $\overline{U}/D$  is changed. Do not use the TC output as a clock signal because it is subject to decoding spikes. The TC signal is used internally to enable the  $\overline{RC}$ output. When TC is HIGH and  $\overline{CE}$  is LOW, the  $\overline{RC}$  output follows the clock pulse (CP). This feature simplifies the design of multistage counters as shown in Figs 5 and 6.

In Fig.5, each  $\overline{RC}$  output is used as the clock input to the next higher stage. It is only necessary to inhibit the first stage to prevent counting in all stages, since a HIGH on  $\overline{\text{CE}}$  inhibits the  $\overline{\text{RC}}$  output pulse as indicated in the function table. The timing skew between state changes in the first and last stages is represented by the cumulative delay of the clock as it ripples through the preceding stages. This can be a disadvantage of this configuration in some applications.

Fig.6 shows a method of causing state changes to occur simultaneously in all stages. The RC outputs propagate the carry/borrow signals in ripple fashion and all clock inputs are driven in parallel. In this configuration the duration of the clock LOW state must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. Since the  $\overline{RC}$  output of any package goes HIGH shortly after its CP input goes HIGH there is no such restriction on the HIGH-state duration of the clock.

In Fig.7, the configuration shown avoids ripple delays and their associated restrictions. Combining the TC signals from all the preceding stages forms the  $\overline{CE}$  input for a given stage. An enable must be included in each carry gate in order to inhibit counting. The TC output of a given stage it not affected by its own  $\overline{CE}$  signal therefore the simple inhibit scheme of Figs 5 and 6 does not apply.

**QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25 °C$ ;  $t_r = t_f = 6$  ns



**ESPERIER** 

### **Notes**

1. C<sub>PD</sub> is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_0)$  where:

 $f_i$  = input frequency in MHz

 $f_0$  = output frequency in MHz

 $\Sigma$  (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of outputs

 $C_L$  = output load capacitance in pF

 $V_{CC}$  = supply voltage in V

2. For HC the condition is  $V_1 =$  GND to  $V_{CC}$ For HCT the condition is  $V_1$  = GND to  $V_{CC}$  – 1.5 V

## **ORDERING INFORMATION**

See "74HC/HCT/HCU/HCMOS Logic Package Information".

## **PIN DESCRIPTION**









### **FUNCTION TABLE**



## **TC AND RC FUNCTION TABLE**



### **Notes**

- 1.  $H = HIGH$  voltage level
	- $L = LOW$  voltage level
	- $I = LOW$  voltage level one set-up time prior to the LOW-to-HIGH CP transition
	- $X = don't care$
	- ↑ = LOW-to-HIGH CP transition
		- $T = \text{one } LOW$  level pulse
		- $L = TC$  goes LOW on a LOW-to-HIGH CP transition









## **DC CHARACTERISTICS FOR 74HC**

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard I<sub>CC</sub> category: MSI

## **AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_l = 50$  pF



# Presettable synchronous BCD decade up/down counter





### **DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard I<sub>CC</sub> category: MSI

### **Note to HCT types**

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine ∆I<sub>CC</sub> per input, multiply this value by the unit load coefficient shown in the table below.



## **AC CHARACTERISTICS FOR 74HCT**

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF



## **AC WAVEFORMS**



## Presettable synchronous BCD decade up/down counter Theorem 2013 and 2014 and 2014 and 2015 and 2016 and 2016 and 2016 and 2016 and 2016 and 2016  $\mu$





## **PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".