INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines



74HC/HCT190 Presettable synchronous BCD decade up/down counter

Product specification
File under Integrated Circuits, IC06

December 1990





74HC/HCT190

FEATURES

- Synchronous reversible counting
- Asynchronous parallel load
- Count enable control for synchronous expansion
- · Single up/down control input
- · Output capability: standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT190 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT190 are asynchronously presettable up/down BCD decade counters. They contain four master/slave flip-flops with internal gating and steering logic to provide asynchronous preset and synchronous count-up and count-down operation.

Asynchronous parallel load capability permits the counter to be preset to any desired number. Information present on the parallel data inputs (D_0 to D_3) is loaded into the counter and appears on the outputs when the parallel load (\overline{PL}) input is LOW. As indicated in the function table, this operation overrides the counting function.

Counting is inhibited by a HIGH level on the count enable (\overline{CE}) input. When \overline{CE} is LOW internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The up/down (\overline{U}/D) input signal determines the direction of counting as indicated in the function table. The \overline{CE} input may go LOW when the clock is in either state, however, the LOW-to-HIGH \overline{CE} transition must occur only when the clock is HIGH. Also, the \overline{U}/D input should be changed only when either \overline{CE} or \overline{CP} is HIGH.

Overflow/underflow indications are provided by two types of outputs, the terminal count (TC) and ripple clock (\overline{RC}). The TC output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches "9" in the count-up-mode. The TC output will remain HIGH until a state change occurs, either by counting or presetting, or until \overline{U}/D is changed. Do not use the TC output as a clock signal because it is subject to decoding spikes. The TC signal is used internally to enable the \overline{RC} output. When TC is HIGH and \overline{CE} is LOW, the \overline{RC} output follows the clock pulse (CP). This feature simplifies the design of multistage counters as shown in Figs 5 and 6.

In Fig.5, each \overline{RC} output is used as the clock input to the next higher stage. It is only necessary to inhibit the first stage to prevent counting in all stages, since a HIGH on \overline{CE} inhibits the \overline{RC} output pulse as indicated in the function table. The timing skew between state changes in the first and last stages is represented by the cumulative delay of the clock as it ripples through the preceding stages. This can be a disadvantage of this configuration in some applications.

Fig.6 shows a method of causing state changes to occur simultaneously in all stages. The \overline{RC} outputs propagate the carry/borrow signals in ripple fashion and all clock inputs are driven in parallel. In this configuration the duration of the clock LOW state must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. Since the \overline{RC} output of any package goes HIGH shortly after its CP input goes HIGH there is no such restriction on the HIGH-state duration of the clock.

In Fig.7, the configuration shown avoids ripple delays and their associated restrictions. Combining the TC signals from all the preceding stages forms the $\overline{\text{CE}}$ input for a given stage. An enable must be included in each carry gate in order to inhibit counting. The TC output of a given stage it not affected by its own $\overline{\text{CE}}$ signal therefore the simple inhibit scheme of Figs 5 and 6 does not apply.

74HC/HCT190

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; $t_r = t_f = 6$ ns

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STIVIBUL	PARAMETER	CONDITIONS	нс	нст	ONII	
t _{PHL} / t _{PLH}	propagation delay CP to Q _n	C _L = 15 pF; V _{CC} = 5 V	22	24	ns	
f _{max}	maximum clock frequency		28	30	MHz	
C _I	input capacitance		3.5	3.5	pF	
C _{PD}	power dissipation capacitance per flip-flop	notes 1 and 2	36	38	pF	

逐步^{走到北州}。cn

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P $_{\!D}$ in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

 f_i = input frequency in MHz

f_o = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs}$

C_L = output load capacitance in pF

V_{CC} = supply voltage in V

2. For HC the condition is $V_I = GND$ to V_{CC} For HCT the condition is $V_I = GND$ to $V_{CC} - 1.5$ V

ORDERING INFORMATION


See "74HC/HCT/HCU/HCMOS Logic Package Information".


Presettable synchronous BCD decade up/down counter


74HC/HCT190

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
3, 2, 6, 7	Q ₀ to Q ₃	flip-flop outputs
4	CE	count enable input (active LOW)
5	Ū/D	up/down input
8	GND	ground (0 V)
11	PL	parallel load input (active LOW)
12	TC	terminal count output
13	RC	ripple clock output (active LOW)
14	СР	clock input (LOW-to-HIGH, edge-triggered)
15, 1, 10, 9	D ₀ to D ₃	data inputs
16	V _{CC}	positive supply voltage








Presettable synchronous BCD decade up/down counter

74HC/HCT190



FUNCTION TABLE

OPERATING MODE			26.	OUTPUTS			
OPERATING MODE	F	<u>P</u>	U/D	CE	СР	D _n	Q _n
parallel load		Ľ L	X	X	X	L H	L H
count up		Н	L	I	↑	Х	count up
count down		Н	Н	Ī	↑	Х	count down
hold (do nothing)		Н	Х	Н	Х	Х	no change

2...

TC AND RC FUNCTION TABLE

	INPUTS			TERMINAL	OUTPUTS			
U/D	CE	СР	Q_0	Q ₁	Q ₂	Q ₃	TC	RC
Н	Н	Х	Н	Х	Х	Н	L	Н
L	Н	Х	Н	Х	X	Н	Н	Н
L	L	7	Н	X	X	Н	l	
L	Н	Х	L	L	L	L	L	Н
Н	Н	Х	L	L	L	L	Н	Н
Н	L		L	L	L	L		

Notes

1. H = HIGH voltage level

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

X = don't care


↑ = LOW-to-HIGH CP transition


= one LOW level pulse


= TC goes LOW on a LOW-to-HIGH CP transition

Presettable synchronous BCD decade up/down counter


74HC/HCT190








74HC/HCT190





Presettable synchronous BCD decade up/down counter

74HC/HCT190

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HC

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$

						TEST CONDITIONS					
		74HC									
SYMBOL	PARAMETER	+25			-40 TO +85		-40 TO +125		UNIT	V _{CC} (V)	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		()	
t _{PHL} / t _{PLH}	propagation delay CP to Q _n		72 26 21	220 44 37		275 55 47	42.18	330 66 56	ns	2.0 4.5 6.0	Fig.10
t _{PHL} / t _{PLH}	propagation delay CP to TC		83 30 24	255 51 43	淹	320 64 54	w.	385 77 65	ns	2.0 4.5 6.0	Fig.10
t _{PHL} / t _{PLH}	propagation delay CP to RC		44 16 13	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.11
t _{PHL} / t _{PLH}	propagation delay CE to RC		33 12 10	130 26 22		165 33 28		195 39 33	ns	2.0 4.5 6.0	Fig.11
t _{PHL} / t _{PLH}	propagation delay D _n to Q _n		63 23 18	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig.12
t _{PHL} / t _{PLH}	propagation delay PL to Q _n		63 23 18	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig.13
t _{PHL} / t _{PLH}	propagation delay U/D to TC		44 16 13	190 38 32		240 48 41		285 57 48	ns	2.0 4.5 6.0	Fig.14
t _{PHL} / t _{PLH}	propagation delay U/D to RC		50 18 14	210 42 36		265 53 45		315 63 54	ns	2.0 4.5 6.0	Fig.14
t _{THL} / t _{TLH}	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.15
t _W	clock pulse width HIGH or LOW	155 31 26	28 10 8		195 39 33		235 47 40		ns	2.0 4.5 6.0	Fig.10
t _W	parallel load pulse width LOW	100 20 17	25 9 7		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig.15

Presettable synchronous BCD decade up/down counter

74HC/HCT190

				-	T _{amb} (°		TEST CONDITIONS				
SYMBOL	PARAMETER	74HC									WAVEEODMS
STWIBUL	PARAMETER		+25		-40 TO +85		-40 TO +125		UNIT	V _{CC} (V)	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		(-,	
t _{rem}	removal time PL to CP	35 7 6	8 3 2		45 9 8		55 11 9		ns	2.0 4.5 6.0	Fig.15
t _{su}	set-up time Ū/D to CP	205 41 35	61 22 18		255 51 43		310 62 53		ns	2.0 4.5 6.0	Fig.17
t _{su}	set-up time D _n to PL	100 20 17	19 7 6		125 25 21		150 30 26	۵_	ns	2.0 4.5 6.0	Fig.16
t _{su}	set-up time CE to CP	140 28 24	39 14 11		175 35 30	火衫	210 42 36	CIV	ns	2.0 4.5 6.0	Fig.17
t _h	hold time U/D to CP	0 0 0	-44 -16 -13	1	0 0 0	CO	0 0 0		ns	2.0 4.5 6.0	Fig.17
t _h	hold time D _n to PL	0 0 0	-14 -5 -4		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig.16
t _h	hold time CE to CP	0 0 0	-19 -7 -6		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig.17
f _{max}	maximum clock pulse frequency	3.0 15 18	8.3 25 30		2.4 12 14		2.0 10 12		MHz	2.0 4.5 6.0	Fig.10

Presettable synchronous BCD decade up/down counter

74HC/HCT190

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D_n	0.5
CP	0.65
Ū/D	1.15
D _n CP <u>U/D</u> CE, PL	1.5
	.com.c

Presettable synchronous BCD decade up/down counter

74HC/HCT190


AC CHARACTERISTICS FOR 74HCT

 $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF$

				,	T _{amb} (°		CONDITIONS				
SYMBOL	DADAMETED				74HC	1		WAVEFORMS			
	PARAMETER	+25		-40 to +85		-40 to +125		UNIT	V _{CC}	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.		(',	
t _{PHL} / t _{PLH}	propagation delay CP to Q _n		28	48		60		72	ns	4.5	Fig.10
t _{PHL} / t _{PLH}	propagation delay CP to TC		34	58		73		87	ns	4.5	Fig.10
t _{PHL} / t _{PLH}	propagation delay CP to RC		20	35		44		53	ns	4.5	Fig.11
t _{PHL} / t _{PLH}	propagation delay CE to RC		18	33		41	4.18	50	ns	4.5	Fig.11
t _{PHL} / t _{PLH}	propagation delay D _n to Q _n		24	44	36.	55	40.	66	ns	4.5	Fig.12
t _{PHL} / t _{PLH}	propagation delay PL to Q _n		29	49	130	61 0		74	ns	4.5	Fig.13
t _{PHL} / t _{PLH}	propagation delay U/D to TC		24	45		56		68	ns	4.5	Fig.14
t _{PHL} / t _{PLH}	propagation delay U/D to RC		26	45		56		68	ns	4.5	Fig.14
t _{THL} / t _{TLH}	output transition time		7	15		19		22	ns	4.5	Fig.15
t _W	clock pulse width HIGH or LOW	25	10		31		38		ns	4.5	Fig.10
t _W	parallel load pulse width LOW	22	12		28		33		ns	4.5	Fig.15
t _{rem}	removal time PL to CP	7	1		9		11		ns	4.5	Fig.15
t _{su}	set-up time U/D to CP	42	25		53		63		ns	4.5	Fig.17
t _{su}	set-up time D _n to PL	20	10		25		30		ns	4.5	Fig.16
t _{su}	set-up time CE to CP	31	18		39		47		ns	4.5	Fig.17
t _h	hold time Ū/D to CP	0	-18		0		0		ns	4.5	Fig.17
t _h	hold time D _n to PL	0	-6		0		0		ns	4.5	Fig.16
t _h	hold time CE to CP	0	-10		0		0		ns	4.5	Fig.17
f _{max}	maximum clock pulse frequency	16	27		13		11		MHz	4.5	Fig.10


74HC/HCT190

AC WAVEFORMS



(1) HC : V_M = 50%; V_I = GND to V_{CC} . HCT : V_M = 1.3 V; V_I = GND to 3 V.

Fig.10 Waveforms showing the clock (CP) to output (Q_n) propagation delays, the clock pulse width and the maximum clock pulse frequency.



(1) HC : V_M = 50%; V_I = GND to V_{CC} . HCT : V_M = 1.3 V; V_I = GND to 3 V.

Fig.11 Waveforms showing the clock and count enable inputs (CP, CE) to ripple clock output (RC) propagation delays.




Fig.12 Waveforms showing the input (D_n) to output (Q_n) propagation delays.




Fig.13 Waveforms showing the input (\overline{PL}) to output (Q_n) propagation delays.




Fig.14 Waveforms showing the up/down count input (\overline{U}/D) to terminal count and ripple clock output (TC, \overline{RC}) propagation delays.





Fig.15 Waveforms showing the parallel load input (\overline{PL}) pulse width, removal time to clock (CP) and the output (Q_n) transition times.

Presettable synchronous BCD decade up/down counter

74HC/HCT190






Fig.17 Waveforms showing the set-up and hold times from the count enable and up/down inputs $(\overline{CE}, \overline{U}/D)$ to the clock (CP).

PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".