

April 1988 Revised July 1999

## 74F191

# **Up/Down Binary Counter with Preset and Ripple Clock**

#### **General Description**

The 74F191 is a reversible modulo-16 binary counter featuring synchronous counting and asynchronous presetting. The preset feature allows the 74F191 to be used in programmable dividers. The Count Enable input, the Terminal Count output and Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

#### **Features**


- High-Speed—125 MHz typical count frequency
- Synchronous counting
- Asynchronous parallel load
- Cascadable


#### **Ordering Code:**

		700
Order Number	Package Number	Package Description
74F191SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F191SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F191PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Logic Symbols**





## **Connection Diagram**



## **Unit Loading/Fan Out**

Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
FIII Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
CE	Count Enable Input (Active LOW)	1.0/3.0	20 μA/–1.8 mA	
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/–0.6 mA	
P <sub>0</sub> -P <sub>3</sub>	Parallel Data Inputs	1.0/1.0	20 μA/-0.6 mA	
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA	
Ū/D	Up/Down Count Control Input	1.0/1.0	20 μA/–0.6 mA	
Q <sub>0</sub> –Q <sub>3</sub>	Flip-Flop Outputs	50/33.3	−1 mA/20 mA	
RC	Ripple Clock Output (Active LOW)	50/33.3	−1 mA/20 mA	
TC	Terminal Count Output (Active HIGH)	50/33.3	-1 mA/20 mA	

### **Functional Description**

The 74F191 is a synchronous up/down 4-bit binary counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load  $(\overline{PL})$  input is LOW, information present on the Parallel Data inputs  $(P_0-P_3)$  is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the  $\overline{\text{CE}}$  input inhibits counting. When  $\overline{\text{CE}}$  is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the  $\overline{\text{U/D}}$  input signal, as indicated in the Mode Select Table.  $\overline{\text{CE}}$  and  $\overline{\text{U/D}}$  can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches 15 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until  $\overline{U}/D$  is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock (RC) output. The RC output is normally HIGH. When CE is LOW and TC is HIGH, the RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters, as indicated in Figure 1 and Figure 2. In Figure 1, each RC output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only  $\underline{\text{nec}}\text{essary to in}\underline{\text{hibi}}\text{t}$  the first stage, since a HIGH sign<u>al on  $\overline{\text{CE}}$  inhibits the  $\overline{\text{RC}}$  out-</u> put pulse, as indicated in the RC Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in Figure 2. All clock inputs are driven in parallel and the  $\overline{RC}$  outputs propagate the carry/borrow signals in ripple fashion. In this configuration

the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the RC output of any device goes HIGH shortly after its CP input goes HIGH.

The configuration shown in Figure 3 avoids ripple delays and their associated restrictions. The  $\overline{CE}$  input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figure 1 and Figure 2 doesn't apply, because the  $\overline{CE}$  output of a given stage is not affected by its own  $\overline{CE}$ .

#### **Mode Select Table**

	Inp	outs		
PL	CE	U/D	СР	- Mode
Н	L	L	~	Count Up
Н	L	Н	~	Count Up Count Down
L	X	Χ	X	Preset (Asyn.) No Change (Hold)
Н	Н	Χ	X	No Change (Hold)

#### RC Truth Table

	Output		
CE	TC*	СР	RC
L	Н	ъ	고
Н	X	Χ	Н
Χ	L	Χ	Н


\*TC is generated internally

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

∠ = LOW-to-HIGH Clock Transition

¬⊥r = LOW Pulse



3

## **Absolute Maximum Ratings**(Note 1)

Storage Temperature  $-65^{\circ}\text{C} \text{ to } +150^{\circ}\text{C}$ 

Input Current (Note 2) –30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

Standard Output  $-0.5 \text{V to V}_{\text{CC}}$ 3-STATE Output -0.5 V to +5.5 V

Current Applied to Output

in LOW State (Max)  $\qquad \qquad \text{twice the rated I}_{OL} \text{ (mA)}$ 

# Recommended Operating Conditions

Free Air Ambient Temperature  $0^{\circ}$ C to +70°C Supply Voltage +4.5V to +5.5V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**


Symbol	Parameter	Min	Тур	o Max	Units	V <sub>cc</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	100	Recognized as a HIGH Signal	
V <sub>IL</sub>	Input LOW Voltage			0.8	V	-	Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	l <sub>iN</sub> = −18 mA	
V <sub>OH</sub>	Output HIGH 10% V <sub>CC</sub>	2.5	4	20 13	V	Min	$I_{OH} = -1 \text{ mA}$	
	Voltage 5% V <sub>CC</sub>	2.7		32	Cr.	IVIIII	$I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW 10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 20 mA	
	Voltage			0.0	ď	IVIIII	10L - 20 11A	
I <sub>IH</sub>	Input HIGH	4 /		5.0	μА	Max	V <sub>IN</sub> = 2.7V	
	Current	1)		5.0	μΛ	IVIGA	V <sub>IN</sub> = 2.7 V	
I <sub>BVI</sub>	Input HIGH Current			7.0	μА	Max	V <sub>IN</sub> = 7.0V	
	Breakdown Test			7.0	μΛ	IVIAX	V <sub>IN</sub> = 7.0 V	
I <sub>CEX</sub>	Output HIGH			50	μА	Max	V <sub>OUT</sub> = V <sub>CC</sub>	
	Leakage Current			30	μΛ	IVIGA	▲001 - ▲CC	
V <sub>ID</sub>	Input Leakage	4.75			V	0.0	$I_{ID} = 1.9  \mu A$ ,	
	Test	4.75			· •	0.0	All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage			3.75	μА	0.0	V <sub>IOD</sub> = 150 mV	
	Circuit Current			3.73	μΛ	0.0	All Other Pins Grounded	
I <sub>IL</sub>	Input LOW Current			-0.6	mA	Max	V <sub>IN</sub> = 0.5V (except CE)	
				-1.8			$V_{IN} = 0.5V (\overline{CE})$	
Ios	Output Short-Circuit Current	-60		-150	mA	Max	V <sub>OUT</sub> = 0V	
I <sub>CC</sub>	Power Supply Current		38	55	mA	Max		


# **AC Electrical Characteristics**

Symbol	Parameter	$T_A = +25$ °C $V_{CC} = +5.0V$			$T_A = -55$ °C to +125°C $V_{CC} = +5.0V$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$		Units
Symbol	Parameter	C <sub>L</sub> = 50 pF			$C_L = 50 \ pF$		$C_L = 50 pF$		
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Count Frequency	100	125		75		90		MHz
t <sub>PLH</sub>	Propagation Delay	3.0	5.5	7.5	3.0	9.5	3.0	8.5	
$t_{PHL}$	CP to Q <sub>n</sub>	5.0	8.5	11.0	5.0	13.5	5.0	12.0	ns
t <sub>PLH</sub>	Propagation Delay	6.0	10.0	13.0	6.0	16.5	6.0	14.0	115
t <sub>PHL</sub>	CP to TC	5.0	8.5	11.0	5.0	13.5	5.0	12.0	
t <sub>PLH</sub>	Propagation Delay	3.0	5.5	7.5	3.0	9.5	3.0	8.5	ns
$t_{PHL}$	CP to RC	3.0	5.0	7.0	3.0	9.0	3.0	8.0	
t <sub>PLH</sub>	Propagation Delay	3.0	5.0	7.0	3.0	9.0	3.0	8.0	
$t_{PHL}$	CE to RC	3.0	5.5	7.0	3.0	9.0	3.0	8.0	
t <sub>PLH</sub>	Propagation Delay	7.0	11.0	18.0	7.0	22.0	7.0	20.0	ns
t <sub>PHL</sub>	U/D to RC	5.5	9.0	12.0	5.5	14.0	5.5	13.0	
t <sub>PLH</sub>	Propagation Delay	4.0	7.0	10.0	4.0	13.5	4.0	11.0	
$t_{PHL}$	Ū/D to TC	4.0	6.5	10.0	4.0	12.5	4.0	11.0	
t <sub>PLH</sub>	Propagation Delay	3.0	4.5	7.0	3.0	9.0	3.0	8.0	
$t_{PHL}$	$P_n$ to $Q_n$	6.0	10.0	13.0	6.0	16.0	6.0	14.0	ns
t <sub>PLH</sub>	Propagation Delay	5.0	8.5	11.0	5.0	13.0	5.0	12.0	
$t_{PHL}$	PL to Q <sub>n</sub>	5.5	9.0	12.0	5.5	14.5	5.5	13.0	ns
t <sub>PLH</sub>	Propagation Delay	5.0	A 1	14.0	-0		5.0	15.0	ns
t <sub>PHL</sub>	P <sub>n</sub> to TC	6.5		13.0			6.0	14.0	115
t <sub>PLH</sub>	Propagation Delay	6.5		19.0	-		6.5	20.0	
$t_{PHL}$	P <sub>n</sub> to RC	6.0		14.0			6.0	15.0	ns
t <sub>PLH</sub>	Propagation Delay	8.0		16.5			8.0	17.5	
$t_{PHL}$	PL to TC	6.0		13.5			6.0	14.5	ns
t <sub>PLH</sub>	Propagation Delay	10.0		20.0			10.0	21.0	
t <sub>PHL</sub>	PL to RC	9.0		15.5			9.0	16.0	ns

# **AC Operating Requirements**

		$T_A = +25$ °C $V_{CC} = +5.0$ V		$T_A = -55$ °C to +125°C $V_{CC} = +5.0V$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$		Units
Symbol	Parameter							
		Min	Max	Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	4.5		6.0		5.0		ns
t <sub>S</sub> (L)	P <sub>n</sub> to PL	4.5		6.0		5.0		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	2.0		2.0		2.0		
t <sub>H</sub> (L)	P <sub>n</sub> to PL	2.0		2.0		2.0		
t <sub>S</sub> (L)	Setup Time LOW	10.0		10.5		10.0		ns
	CE to CP							
t <sub>H</sub> (L)	Hold Time LOW	0		0		0		
	CE to CP							
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	12.0		12.0		12.0		ns
t <sub>S</sub> (L)	U/D to CP	12.0		12.0		12.0		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		0		
t <sub>H</sub> (L)	U/D to CP	0		0		0		
t <sub>W</sub> (L)	PL Pulse Width LOW	6.0		8.5		6.0		ns
t <sub>W</sub> (L)	CP Pulse Width LOW	5.0		7.0		5.0		ns
t <sub>REC</sub>	Recovery Time	6.0		7.5		6.0		ns
	PL to CP							





16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com