# FAIRCHILD

SEMICONDUCTOR

February 1994 Revised April 1999

## 74LCX16240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 5V Tolerant Inputs/Outputs

#### **General Description**

The LCX16240 contains sixteen inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus-oriented transmitter/ receiver. The device is nibble controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The LCX16240 is designed for low voltage (2.5V or 3.3V)  $\rm V_{CC}$  applications with capacity of interfacing to a 5V signal environment.

The LCX16240 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

#### Features

- 5V tolerant inputs and outputs
- 2.3V–3.6V V<sub>CC</sub> specifications provided
- I 4.5 ns t<sub>PD</sub> max (V<sub>CC</sub> = 3.3V), 20  $\mu$ A I<sub>CC</sub> max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- $\blacksquare$  ±24 mA output drive (V\_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:
  - Human body model > 2000V
  - Machine model > 200V

Note 1: To ensure the high-impedance state during power up or down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

74LCX16240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 5V Tolerant Inputs/Outputs

#### **Ordering Code:**


Order Number	Package	• Num	ber		Package Description
74LCX16240MEA	MS	648A	<u> </u>	48-Lead S	mall Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCX16240MTD	MT	D48		48-Lead T	hin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available	in Tane and	Reel Sr	pecify	by appending	a the suffix letter "X" to the ordering code

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

#### **Connection Diagram**



#### Logic Symbol



#### **Pin Descriptions**

Pin Names	Description
OEn	Output Enable Inputs (Active LOW)
I <sub>0</sub> -I <sub>15</sub>	Inputs
$\overline{O}_0 - \overline{O}_{15}$	Outputs

© 1999 Fairchild Semiconductor Corporation DS011999.prf

# 74LCX16240

Inp	uts	Outputs
OE <sub>1</sub>	I <sub>0</sub> –I <sub>3</sub>	$\overline{O}_0 - \overline{O}_3$
L	L	н
L	н	L
Н	Х	Z

Inp	uts	Outputs
OE <sub>3</sub>	I <sub>8</sub> –I <sub>11</sub>	$\overline{O}_8 - \overline{O}_{11}$
L	L	н
L	н	L
н	Х	Z

Inp	uts	Outputs
OE <sub>2</sub>	I <sub>4</sub> —I <sub>7</sub>	$\overline{O}_4 - \overline{O}_7$
L	L	Н
L	н	L
Н	Х	Z

In	Inputs						
OE <sub>4</sub>	OE <sub>4</sub> I <sub>12</sub> -I <sub>15</sub>						
L	L	Н					
L	H	L					
н	×	Z					
Com.cn							

H = HIGH Voltage Level

**Truth Tables** 

L = LOW Voltage Level X = Immaterial


Z = High Impedance

#### **Functional Description**

The LCX16240 contains sixteen inverting buffers with 3-STATE standard outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE outputs are

controlled by an Output Enable  $(\overline{OE}_n)$  input for each nibble. When  $\overline{OE}_n$  is LOW, the outputs are in 2-state mode. When  $\overline{OE}_n$  is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

#### Logic Diagram



#### Absolute Maximum Ratings(Note 2)

Symbol	Parameter	Value	Conditions	Units
V <sub>CC</sub>	Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to V <sub>CC</sub> + 0.5	Output in HIGH or LOW State (Note 3)	v
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>ОК</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	$V_{O} > V_{CC}$	mA
I <sub>O</sub>	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

## Recommended Operating Conditions (Note 4)

Symbol	Parameter		Min	Max	Units	
V <sub>CC</sub>	Supply Voltage Oper	ating	2.0	3.6	V	
	Data Rete	ntion	1.5	3.6	v	
VI	Input Voltage		0	5.5	V	
Vo	Output Voltage HIGH or LOW	State	0	V <sub>CC</sub>	V	
		TATE	0	5.5	v	
I <sub>OH</sub> /I <sub>OL</sub>	Output Current $V_{CC} = 3.0V - V_{CC} = 2.7V - V_{CC$	3.6V		±24		
	$V_{\rm CC} = 2.7 V -$	3.0V		±12	mA	
	V <sub>CC</sub> = 2.3V –	2.7V		±8		
Τ <sub>A</sub>	Free-Air Operating Temperature	-	-40	85	°C	
$\Delta t / \Delta V$	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V		0	10	ns/V	

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. Note 3: I<sub>O</sub> Absolute Maximum Rating must be observed.

#### Note 4: Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Symbol	Falameter	Conditions	(V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 - 3.6	2.0		v
V <sub>IL</sub>	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 - 3.6		0.8	v
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.3 - 3.6	V <sub>CC</sub> - 0.2		
		I <sub>OH</sub> = -8 mA	2.3	1.8		l
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		I <sub>OH</sub> = -18 mA	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.3 - 3.6		0.2	
		I <sub>OL</sub> = 8 mA	2.3		0.6	
		I <sub>OL</sub> = 12 mA	2.7		0.4	V
		I <sub>OL</sub> = 16 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
I <sub>I</sub>	Input Leakage Current	$0 \le V_I \le 5.5V$	2.3 - 3.6		±5.0	μA
loz	3-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.3 - 3.6		±5.0	
		$V_I = V_{IH}$ or $V_{IL}$				μA
OFF	Power-Off Leakage Current	$V_1 \text{ or } V_0 = 5.5 \text{ V}$	0	1	10	μΑ

# 74LCX16240

## DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>cc</sub>	T <sub>A</sub> = -40°0	Units	
Cymbol	i didilecti	Contailons	(V)	Min	Max	Onita
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 - 3.6		20	μA
		$3.6V \le V_{I}, V_{O} \le 5.5V$ (Note 5)	2.3 - 3.6		±20	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 - 3.6		500	μΑ

Note 5: Outputs disabled or 3-STATE only.

#### **AC Electrical Characteristics**

			TA	= -40°C to +8	85°C, R <sub>L</sub> = 50	0Ω		
Symbol	Parameter	V <sub>CC</sub> = 3.	$V_{CC}=3.3V\pm0.3V$		$V_{CC} = 2.7V$		$.5\pm0.2V$	-
	Parameter	C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF		C <sub>L</sub> = 30 pF		Units
		Min	Max	Min	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	1.5	4.5	1.5	5.3	1.5	5.4	
t <sub>PLH</sub>	Data to Output	1.5	4.5	1.5	5.3	1.5	5.4	ns
t <sub>PZL</sub>	Output Enable Time	1.5	5.4	1.5	6.0	1.5	7.0	
t <sub>PZH</sub>		1.5	5.4	1.5	6.0	1.5	7.0	ns
t <sub>PLZ</sub>	Output Disable Time	1.5	5.3	1.5	5.4	1.5	6.4	
t <sub>PHZ</sub>		1.5	5.3	1.5	5.4	1.5	6.4	ns
t <sub>OSHL</sub>	Output to Output Skew (Note 6)		1.0	1. 72	•			
t <sub>OSLH</sub>			1.0	2	-			ns

Note 6: Skew is defined as the absolute value of the difference betw specification applies to any outputs switching in the same direction. en the actual propagation delay tor any two separate outputs of the same device. The the HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).


1


## **Dynamic Switching Characteristics**


Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C Typical	Unit
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_{L} = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 pF, V_{IH} = 2.5 V, V_{IL} = 0 V$	2.5	0.6	v
V <sub>OLV</sub>	Quiet Output Dynamic Valley VOL	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 pF, V_{IH} = 2.5 V, V_{IL} = 0 V$	2.5	-0.6	v

## Capacitance


Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$ , f = 10 MHz	20	pF







74LCX16240



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.