INTEGRATED CIRCUITS

DATA SHEET



74LV4066Quad bilateral switches

Product specification Supersedes data of 1996 Jan 01 IC24 Data Handbook





Quad bilateral switches

74LV4066

FEATURES

- Optimized for Low Voltage applications: 1.0V to 6.0V
- Accepts TTL input levels between V_{CC} = 2.7 V and V_{CC} = 3.6 V
- Typical V_{OLP} (output ground bounce) < 0.8 V at V_{CC} = 3.3 V, $T_{amb} = 25 \, ^{\circ}C.$
- Very low typ "ON" resistance:

 25Ω at V_{CC} – VEE = 4.5 V 35Ω at V_{CC} – VEE = 3.0 V 60Ω at V_{CC} – VEE = 2.0 V

- Output capability: non-standard
- I_{CC} category: SSI

DESCRIPTION

The 74LV4066 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT4066.

The 74LV4066 has four independent analog switches. Each switch has two input/output terminals (nY, nZ) and an active HIGH enable input (nE). When nE is LOW the corresponding analog switch is turned off.

The 74LV4066 has an on resistance which is dramatically reduced in comparison with 74HCT4066.

FUNCTION TABLE

INPUTS	SWITCH		
nE	SWITCH		
L	off		
H	on		

NOTES:

HIGH voltage level H = LOW voltage level

QUICK REFERENCE DATA

QUICK REFEREI GND = 0 V; T _{amb} = 25		4. 选品		
SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PZH} /t _{PZL}	Turn "ON" time: nE to V _{OS}	$C_L = 15pF$ $R_L = 1K\Omega$	10	ns
t _{PHZ} /t _{PLZ}	Turn "OFF" time: nE to V _{OS}	V _{CC} = 3.3V	13	ns
C _I	Input capacitance		3.5	pF
C _{PD}	Power dissipation capacitance per switch	Notes 1, 2	11	pF
C _S	Maximum switch capacitances		8	pF

NOTES:


- 1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W) P_D = C_{PD} × V_{CC}² × f_i + \sum (C_L × V_{CC}² × f_o) where: f_i = input frequency in MHz; C_L = output load capacity in pF; f_o = output frequency in MHz; C_s = maximum switch capacitance in pF; \sum {(C_L + C_S) × V_{CC}² × F_o} = sum of the outputs.

 - \overline{V}_{CC} = supply voltage in V.
- 2. The condition is $V_I = GND$ to V_{CC}

ORDERING AND PACKAGE INFORMATION

TYPE NUMBER	PACKAGES							
I II L NOMBER	PINS	PACKAGE	MATERIAL	CODE				
74LV4066N	16	DIL	Plastic	SOT27-1				
74LV4066D	16	SO	Plastic	SOT108-1				
74LV4066DB	16	SSOP	Plastic	SOT337-1				
74LV4066PW	16	TSSOP	Plastic	SOT402-1				

PIN CONFIGURATION




PIN DESCRIPTION

111122301111011							
PIN NUMBER	SYMBOL	FUNCTION					
1, 4, 8, 11	1Y – 4Y	Independent inputs/outputs					
2, 3, 9, 10	1Z – 4Z	Independent inputs/outputs					
13, 5, 6, 12	1E to 4E	Enable input (active HIGH)					
7	GND	Ground (0V)					
14	V _{CC}	Positive supply voltage					


Quad bilateral switches

74LV4066


FUNCTIONAL DIAGRAM



IEC LOGIC SYMBOL



SCHEMATIC DIAGRAM (ONE SWITCH)





RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC}	DC supply voltage	See Note 1	1.0	3.3	6	V
V _I	Input voltage		0	_	V _{CC}	V
Vo	Output voltage		0	_	V _{CC}	V
T _{amb}	Operating ambient temperature range in free air	See DC and AC characteristics	-40 -40		+85 +125	°C
t _r , t _f	Input rise and fall times	V_{CC} = 1.0V to 2.0V V_{CC} = 2.0V to 2.7V V_{CC} = 2.7V to 3.6V V_{CC} = 3.6V to 5.5V		- - -	500 200 100 50	ns/V

NOTE

ABSOLUTE MAXIMUM RATINGS^{1, 2}

In accordance with the Absolute Maximum Rating System (IEC 134).

Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
± I _{IK}	DC input diode current	$V_{I} < -0.5 \text{ or } V_{I} > V_{CC} + 0.5V$	20	mA
± I _{OK}	DC output diode current	$V_{O} < -0.5 \text{ or } V_{O} > V_{CC} + 0.5 V$	50	mA
±I _O	DC switch current	$-0.5V < V_O < V_{CC} + 0.5V$	25	mA
T _{stg}	Storage temperature range		-65 to +150	°C
P _{TOT}	Power dissipation per package – plastic DIL – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: -40 to +125°C above +70°C derate linearly with 12 mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
 device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
 absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

1998 Jun 23 3

^{1.} The LV is guaranteed to function down to V_{CC} = 1.0V (input levels GND or V_{CC}); DC characteristics are guaranteed from V_{CC} = 1.2V to V_{CC} = 5.5V.

Philips Semiconductors Product specification

Quad bilateral switches

74LV4066

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

					LIMITS			┙
SYMBOL	PARAMETER	TEST CONDITIONS	-40	°C to +8	5°C	-40°C to	+125°C	UNIT
			MIN	TYP ¹	MAX	MIN	MAX	1
		V _{CC} = 1.2 V	0.90			0.90		
		V _{CC} = 2.0 V	1.40			1.4		1
V_{IH}	HIGH level Input voltage	V _{CC} = 2.7 to 3.6 V	2.00			2.0		\ \
	Voltago	V _{CC} = 4.5 V	3.15			3.15		1
		V _{CC} = 6.0 V	4.20			4.20		1
		V _{CC} = 1.2 V			0.30		0.30	
	l. .	V _{CC} = 2.0 V			0.60		0.60	1
V_{IL}	LOW level Input voltage	V _{CC} = 2.7 to 3.6 V			0.80		0.80	V
	Voltage	V _{CC} = 4.5 V			1.35		1.35	1
		V _{CC} = 6.0 V			1.80		1.80	1
±l _l	Input leakage current	$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND}$ $V_{CC} = 6.0 \text{ V}; V_I = V_{CC} \text{ or GND}$		18	1.0 2.0		1.0 2.0	μΑ
±IS	Analog switch OFF-state current per channel	V _{CC} = 3.6 V; V _I = V _{IH} or V _{IL} V _{CC} = 6.0 V; V _I = V _{IH} or V _{IL}	为海	0.0	1.0 2.0		1.0 2.0	μА
±Ι _S	Analog switch ON-state current per channel	V _{CC} = 3.6 V; V _I = V _{IH} or V _{IL} V _{CC} = 6.0 V; V _I = V _{IH} or V _{IL}	CO		1.0 2.0		1.0 2.0	μА
I _{CC}	Quiescent supply current	$V_{CC} = 3.6V; V_I = V_{CC} \text{ or GND}; I_O = 0$ $V_{CC} = 6.0V; V_I = V_{CC} \text{ or GND}; I_O = 0$			20 40		40 80	μА
Δl _{CC}	Additional quiescent supply current per input	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V; } V_{l} = V_{CC} - 0.6 \text{ V}$			500		850	μΑ
R _{ON}	ON-resistance (peak)	$\begin{array}{c} V_{CC} = 1.2 \; V; \; V_{I} = V_{IH} \; \text{or} \; V_{IL} \\ V_{CC} = 2.0 \; V; \; V_{I} = V_{IH} \; \text{or} \; V_{IL} \\ V_{CC} = 2.7 \; V; \; V_{I} = V_{IH} \; \text{or} \; V_{IL} \\ V_{CC} = 3.0 \; \text{to} \; 3.6 \; V; \; V_{I} = V_{IH} \; \text{or} \; V_{IL} \\ V_{CC} = 4.5 \; V; \; V_{I} = V_{IH} \; \text{or} \; V_{IL} \\ V_{CC} = 6.0 \; V; \; V_{I} = V_{IH} \; \text{or} \; V_{IL} \end{array}$		300 60 41 37 25 23	- 130 60 72 52 47		- 150 90 83 60 54	Ω
R _{ON}	ON-resistance (rail)	$\begin{array}{c} V_{CC} = 1.2 \; V; \; V_I = V_{IH} \; \text{or} \; V_{IL} \\ V_{CC} = 2.0 \; V; \; V_I = V_{IH} \; \text{or} \; V_{IL} \\ V_{CC} = 2.7 \; V; \; V_I = V_{IH} \; \text{or} \; V_{IL} \\ V_{CC} = 3.0 \; \text{to} \; 3.6 \; V; \; V_I = V_{IH} \; \text{or} \; V_{IL} \\ V_{CC} = 4.5 \; V; \; V_I = V_{IH} \; \text{or} \; V_{IL} \\ V_{CC} = 6.0 \; V; \; V_I = V_{IH} \; \text{or} \; V_{IL} \end{array}$		75 35 26 24 15	98 60 52 40 35		- 115 68 60 45 40	Ω
R _{ON}	ON-resistance (rail)	$\begin{array}{l} V_{CC} = 1.2 \; \text{V}; \; \text{V}_{I} = \text{V}_{IH} \; \text{or} \; \text{V}_{IL} \\ V_{CC} = 2.0 \; \text{V}; \; \text{V}_{I} = \text{V}_{IH} \; \text{or} \; \text{V}_{IL} \\ V_{CC} = 2.7 \; \text{V}; \; \text{V}_{I} = \text{V}_{IH} \; \text{or} \; \text{V}_{IL} \\ V_{CC} = 3.0 \; \text{to} \; 3.6 \; \text{V}; \; \text{V}_{I} = \text{V}_{IH} \; \text{or} \; \text{V}_{IL} \\ V_{CC} = 4.5 \; \text{V}; \; \text{V}_{I} = \text{V}_{IH} \; \text{or} \; \text{V}_{IL} \\ V_{CC} = 6.0 \; \text{V}; \; \text{V}_{I} = \text{V}_{IH} \; \text{or} \; \text{V}_{IL} \end{array}$		75 40 35 30 22 20	- 110 72 65 47 40		- 130 85 75 55 47	Ω
ΔR _{ON}	Maximum variation of ON-resistance between any two channels	$\begin{array}{c} V_{CC} = 1.2 \; V; \; V_I = V_{IH} \; \text{or} \; V_{IL} \\ V_{CC} = 2.0 \; V; \; V_I = V_{IH} \; \text{or} \; V_{IL} \\ V_{CC} = 2.7 \; V; \; V_I = V_{IH} \; \text{or} \; V_{IL} \\ V_{CC} = 3.0 \; \text{to} \; 3.6 \; V; \; V_I = V_{IH} \; \text{or} \; V_{IL} \\ V_{CC} = 4.5 \; V; \; V_I = V_{IH} \; \text{or} \; V_{IL} \\ V_{CC} = 6.0 \; V; \; V_I = V_{IH} \; \text{or} \; V_{IL} \end{array}$		- 5 4 4 3 2				Ω

NOTE:

1. All typical values are measured at T_{amb} = 25°C.

2. At supply voltage approaching 1.2V, the analog switch ON-resistance becomes extremely non-linear. Therefore it is recommended that these devices be used to transmit digital signals only, when using these supply voltages.

Philips Semiconductors Product specification

Quad bilateral switches

74LV4066




Figure 1. Test circuit for measuring ON-resistance (Ron).




Figure 2. Test circuit for measuring OFF-state current.




Figure 3. Test circuit for measuring ON-state current.




Figure 4. Typical ON-resistance (R_{ON}) as a function of input voltage (V_{is}) for $V_{is} = 0$ to $V_{CC} - V_{EE}$.

AC CHARACTERISTICS

 $GND = 0 \text{ V} \cdot t_r = t_f < 2.5 \text{ ns} \cdot C_L = 50 \text{ pF}$

		LIMITS		·			CONDITION		
SYMBOL	PARAMETER	-4	40 to +85 °	,C	-40 to -	+125 °C	UNIT	`	CONDITION
		MIN	TYP ¹	MAX	MIN	MAX		V _{CC} (V)	OTHER
			8					1.2	
	Propagation delay V _{is} to V _{os}		5	26		31	ns	2.0	R _L = ∞;
$t_{\text{PHL}}/t_{\text{PLH}}$			3 ²	15		18		2.7 to 3.6	$R_L = \infty;$ $C_L = 50 \text{ pF}$
			2	13		15		4.5	Figure 12
			2	10		12		6.0	
		40		1.2					
	Turn-on time		22	43		51		2.0	$R_L = 1 \text{ k}\Omega;$
t_{PZH}/t_{PZL}	nE to V _{os}		12 ²	25		30	ns	2.7 to 3.6	$C_{L} = 50 \text{ pF}$
	00		10	21		26		4.5	Figures 13 and 14
			8	16		20		6.0	
			50					1.2	
t _{PHZ} /t _{PLZ} Turn-off time nE to V _{os}	Turn-off time		27	65		81		2.0	$R_L = 1 \text{ k}\Omega;$
	nE to V _{os}		15 ²	38		47	ns	2.7 to 3.6	$C_L = 50 \text{ pF}$ Figures 13 and 14
	33		13	32		40		4.5	Figures 13 and 14
			12	28	l	34		6.0	

NOTES:

- All typical values are measured at T_{amb} = 25°C.
 All typical values are measured at V_{CC} = 3.3V.

Quad bilateral switches

74LV4066

ADDITIONAL AC CHARACTERISTICS

GND = 0 V; $t_r = t_f \le 2.5 \text{ns}$; $C_L = 50 \text{pF}$

SYMBOL	PARAMETER	TYP	UNIT	V _{CC} (V)	V _{IS(P-P)} (V)	CONDITIONS
	Sine-wave distortion f = 1 kHz	0.04	%	3.0	2.75	$R_L = 10 \text{ k}\Omega; C_L = 50 \text{ pF}$
	Sine-wave distortion 1 = 1 KHZ	0.02	76	6.0	5.50	Figure 15
	Sine-wave distortion f = 10 kHz	0.12	%	3.0	2.75	$R_L = 10 \text{ k}\Omega; C_L = 50 \text{ pF}$
	Sine-wave distortion i = 10 ki iz	0.06	/0	6.0	5.50	Figure 15
	Switch "OFF" signal feed through	-50	dB	3.0	Note 1	$R_L = 600 \text{ k}\Omega; C_L = 50 \text{ pF}; f=1 \text{ MHz}$
	Switch Of F signal reed through	-50	uБ	6.0		Figures 10 and 16
	Crosstalk between any two switches	-60	dB	3.0	Note 1	$R_L = 600 \text{ k}\Omega; C_L = 50 \text{ pF}; f=1 \text{ MHz}$
	Closstaik between any two switches	-60	uБ	6.0		Figure 12
V _(p-p)	Crosstalk voltage between enable or address	110	mV	3.0		$R_L = 600 \text{ k}\Omega; C_L = 50 \text{ pF}; f=1 \text{ MHz}$ (nE, square wave between V_{CC} and
(p-p)	input to any switch (peak-to-peak value)		111.0	6.0		GND, $T_r = t_f = 6$ ns) Figure 13
f	f _{max} Minimum frequency response (–3 dB)		mHz	3.0	Note 2	$R_L = 50 \text{ k}\Omega; C_L = 50 \text{ pF}$
† _{max}	Willimidiff frequency response (=3 db)	200	111112	6.0	43	Figures 11 and 14
Cs	Maximum switch capacitance	8	pF		JE /14	




Figure 5. Typical switch "OFF" signal feed-through as a function of frequency.




Figure 6. Typical frequency response.

NOTES TO FIGURES 5 AND 6:

Test conditions: V_{CC} = 3.0 V; GND = 0 V; R_L = 50 Ω ; R_{SOURCE} = 1k Ω .




Figure 7. Test circuit for measuring crosstalk between any two switches. (a) channel ON condition; (b) channel OFF condition.

Philips Semiconductors Product specification

Quad bilateral switches

74LV4066





Figure 8. Test circuit for measuring crosstalk between control and any switch.

Figure 9. Test circuit for measuring minimum frequency response.

NOTE TO FIGURE 8:

The crosstalk is defined as follows (oscilloscope output):



NOTE TO FIGURE 9:

Adjust input voltage to obtain 0 dBm at V_{OS} when F_{in} = 1 MHz. After set-up frequency of f_{in} is increased to obtain a reading of –3 dB at V_{OS} .




Figure 10. Test circuit for measuring sine-wave distortion.




Figure 11. Test circuit for measuring switch "OFF" signal feed-through.

1998 Jun 23 7

Philips Semiconductors Product specification

Quad bilateral switches

74LV4066

WAVEFORMS

 V_M = 1.5 V at $V_{CC} \ge 2.7$ V V_M = 0.5 \times V_{CC} at $~V_{CC} \le 2.7$ V $~V_{OL}$ and $~V_{OH}$ are the typical output voltage drop that occur with the output load

 $\begin{array}{l} \text{VX} = \text{V}_{OL} + 0.3 \text{ V at V}_{CC} \geq 2.7 \text{ V} \\ \text{VX} = \text{V}_{OL} + 0.1 \times \text{V}_{CC} \text{ at V}_{CC} < 2.7 \text{ V} \\ \text{VY} = \text{V}_{OH} - 0.3 \text{ V at V}_{CC} \geq 2.7 \text{ V} \\ \text{VY} = \text{V}_{OH} - 0.1 \times \text{V}_{CC} \text{ V}_{CC} < 2.7 \text{ V} \end{array}$




Figure 12. Input (Vis) to output (Vos) propagation delays.





Figure 13. Turn-on and turn-off times for the inputs (nS, \overline{E}) to the output (Vos).

TEST CIRCUIT



SWITCH POSITION

TEST	S ₁
t _{PLH/} t _{PHL}	Open
t _{PLZ} /t _{PZL}	V_{S1}
t _{PHZ} /t _{PZH}	GND

V _{CC}	VI	V _{S1}
< 2.7V	V _{CC}	2 * V _{CC}
2.7-3.6V	2.7V	2 * V _{CC}
≥ 4.5 V	V _{CC}	2 * V _{CC}

DEFINITIONS

R_L = Load resistor

 C_L = Load capacitance includes jig and probe capacitance

 R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.


SY00044

Figure 14. Load circuitry for switching times.

Philips Semiconductors Product specification

Quad bilateral switches

74LV4066



Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act.

© Copyright Philips Electronics North America Corporation 1998

All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number:

Let's make things better.








Philips Semiconductors Product specification

Quad bilateral switches

74LV4066



Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act.

© Copyright Philips Electronics North America Corporation 1998

All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-04659

Let's make things better.





