

August 1999 Revised September 2000

74ACT652 Transceiver/Register

General Description

The ACT652 consists of bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to the HIGH logic level. Output Enable pins (OEAB, OEBA) are provided to control the transceiver function.

Features


- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Outputs source/sink 24 mA
- TTL-compatible inputs


Ordering Code:

Order Number	Package Number	Package Description
74ACT652SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74ACT652MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT652SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP) JEDEC MS-001 0 300 Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering co

Logic Symbols





Connection Diagram



Pin Descriptions

Pin Names	Description
A ₀ -A ₇ , B ₀ -B ₇	A and B Inputs/3-STATE Outputs
CPAB, CPBA	Clock Inputs
SAB, SBA	Select Inputs
OEAB, OEBA	Output Enable Inputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

Function Table


	Inputs			Inputs/Outp	outs (Note 1)	Operating Mode		
OEAB	OEBA	СРАВ	СРВА	SAB	SBA	A ₀ thru A ₇	B ₀ thru B ₇	
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	~	\	Х	Х			Store A and B Data
Х	Н	~	H or L	Х	Х	Input	Not Specified	Store A, Hold B
Н	Н	~	\	Х	Х	Input	Output	Store A in Both Registers
L	Х	H or L	\	Х	Х	Not Specified	Input	Hold A, Store B
L	L	~	\	X	X	Output	Input	Store B in Both Registers
L	L	X	Х	Х	L	Output	Input	Real-Time B Data to A Bus
L	L	Х	H or L	Х	Н			Store B Data to A Bus
Н	Н	Х	Х	L	Х	Input	Output	Real-Time A Data to B Bus
Н	Н	H or L	Х	Н	Х			Stored A Data to B Bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A Data to B Bus and
							3.14.1	Stored B Data to A Bus

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

= LOW-to-HIGH Clock Transition

Note 1: The data output functions may be enabled or disabled by various signals at OEAB or data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

Logic Diagram



TO 7 OTHER CHANNELS

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.


Functional Description

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both.

The select (SAB, SBA) controls can multiplex stored and real-time.

The examples in Figure 1 demonstrate the four fundamental bus-management functions that can be performed with the Octal bus transceivers and receivers.

Data on the A or B data bus, or both can be stored in the internal D-type flip-flop by LOW to HIGH transitions at the appropriate Clock Inputs (CPAB, CPBA) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.



Absolute Maximum Ratings(Note 2)

Supply Voltage (V_{CC}) -0.5 V to +7.0 V DC Input Diode Current (I_{IK})

 $\begin{array}{c} \text{V}_{\text{I}} = -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Input Voltage (V}_{\text{I}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{array}$

DC Output Diode Current (I_{OK})

 $V_{O} = -0.5V$ -20 mA $V_{O} = V_{CC} + 0.5V$ +20 mA

-0.5V to $V_{CC} + 0.5V$

DC Output Voltage (V_O)
DC Output Source

or Sink Current (I_O) \pm 50 mA

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) \pm 50 mA Storage Temperature (T_{STG}) -65° C to +150 $^{\circ}$ C

DC Latch-Up Source

or Sink Current \pm 300 mA

Junction Temperature (T_J)

PDIP 140°C

Recommended Operating Conditions

Minimum Input Edge Rate $\Delta V/\Delta t$

V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V 125 mV/ns

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT** circuits outside databook specifications.

DC Electrical Characteristics

Parameter	V _{CC} T _A = -		$T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		Unite	Conditions	
raiametei	(V)	Typ Gua		aranteed Limits	Ullits	Conditions	
Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V _{OUT} = 0.1V	
Input Voltage	5. 5	1.5	2.0	2.0	V	or V _{CC} – 0.1V	
Maximum LOW Level	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V	
Input Voltage	5.5	1.5	0.8	0.8	v	or V _{CC} – 0.1V	
Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 μA	
Output Voltage	5.5	5.49	5.4	5.4	v	1001 = -30 μΑ	
						$V_{IN} = V_{IL}$ or V_{IH}	
	4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
	5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 3)}$	
Maximum LOW Level	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA	
Output Voltage	5.5	0.001	0.1	0.1	•	.001 30 kg t	
						$V_{IN} = V_{IL}$ or V_{IH}	
	4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
	5.5		0.36	0.44		I _{OL} = 24 mA (Note 3)	
Maximum Input	5.5		+ 0.1	+ 1 0	пΔ	$V_I = V_{CC}$, GND	
•	0.0		_ 0	_ 110	μιτ		
Maximum I/O	5.5		+06	+60	пА	$V_I = V_{IL}, V_{IH}$	
Leakage Current					p	$V_O = V_{CC}$, GND	
Maximum I _{CC} /Input	5.5	0.6		-	mA	$V_I = V_{CC} - 2.1V$	
Minimum Dynamic	5.5			75	mA	$V_{OLD} = 1.65V Max$	
Output Current (Note 4)	5.5			-75	mA	V _{OHD} = 3.85V Min	
Maximum Quiescent	5.5		8.0	80.0	пА	$V_{IN} = V_{CC}$ or GND	
Supply Current	0.0		0.0	53.0	μΛ	4IN - 4CC 21 QI4B	
	Input Voltage Maximum LOW Level Input Voltage Minimum HIGH Level Output Voltage Maximum LOW Level Output Voltage Maximum Input Leakage Current Maximum I/O Leakage Current Maximum I/C/Input Minimum Dynamic Output Current (Note 4) Maximum Quiescent	Minimum HIGH Level	Naximum liput Sign	Name	Name	Name	

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.


AC Electrical Characteristics


		V _{CC}		T _A = +25°C	;	T _A = -40°C 1	o +85°C	
Symbol	Parameter	(V)	C _L = 50 pF			$C_L = 50 \text{ pF}$		Units
		(Note 5)	Min	Тур	Max	Min	Max	
f _{MAX}	Max. Clock Frequency	5.0						MHz
t _{PLH}	Propagation Delay	5.0	2.0	7.0	9.5	2.0	10.0	ns
t _{PHL}	Clock to Bus	3.0	2.0	7.0	9.5	2.0	10.0	115
t _{PLH}	Propagation Delay	5.0	2.0	6.5	9.0	2.0	9.5	ns
t _{PHL}	Bus to Bus	5.0	2.0	0.5	9.0	2.0	9.5	115
t _{PLH}	Propagation Delay	5.0	2.5	6.5	10.0	2.5	10.5	ns
t _{PHL}	SBA or SAB to A or B	3.0	2.5	0.0	10.0	2.3	10.5	115
t _{PZH}	Enable Time	5.0	2.0	7.0	10.5	2.0	11.0	
t_{PZL}	OEBA to A (Note 5)	3.0	2.0	7.0	10.5	2.0	11.0	
t _{PHZ}	Disable Time	5.0	1.0	5.0	8.0	1.0	8.5	ns
t_{PLZ}	OEBA to A (Note 5)	5.0	1.0	5.0	6.0	1.0	0.3	115
t _{PZH}	Enable Time	5.0	2.0	7.0	10.5	2.0	11.0	
t_{PZL}	OEAB to B	3.0	2.0	7.0	10.5	2.0	11.0	
t _{PHZ}	Disable Time	5.0	1.0	5.0	8.0	10	8.5	ns
t_{PLZ}	OEAB to B	5.0	1.0	3.0	0.0	1.0	0.0	113
t _s (H)	Setup Time, HIGH or	5.0	3.0		21 Total	3.0		ns
$t_s(L)$	LOW, Bus to Clock	5.0	3.0	A.	18	3.0		115
t _h (H)	Hold Time, HIGH or	5.0	1.5	20 1	-0	1.5		ns
$t_h(L)$	LOW, Bus to Clock	5.0	1.5	32	~(1)	1.3		115
t _w (H)	Clock Pulse Width	5.0	4.0	40	O	4.0		ns
$t_w(L)$	HIGH or LOW	5.0	4.0			4.0		115


Note 5: Voltage Range 5.0 is $5.0V \pm 0.5V$.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation Capacitance	54	pF	$V_{CC} = 5.0V$







24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com