

April 1988 Revised July 1999

#### 74F174

# **Hex D-Type Flip-Flop with Master Reset**

#### **General Description**

The 74F174 is a high-speed hex D-type flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops.

#### **Features**


- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- Asynchronous common reset
- Guaranteed 4000V minimum ESD protection

#### **Ordering Code:**


Order Number	Package Number	Package Description				
74F174SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow				
74F174SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
74F174PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide				

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Symbols**



#### **Connection Diagram**



3

#### **Unit Loading/Fan Out**

Pin Names	Decembries	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
D <sub>0</sub> –D <sub>5</sub>	Data Inputs	1.0/1.0	20 μA/-0.6 mA	
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/-0.6 mA	
MR	Master Reset Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA	
$Q_0 - Q_5$	Outputs	50/33.3	-1 mA/20 mA	

#### **Functional Description**


The 74F174 consists of six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset (MR) are common to all flip-flops. Each D input's state is transferred to the corresponding flip-flop's output following the LOW-to-HIGH Clock (CP) transition. A LOW input to the Master Reset (MR) will force all outputs LOW independent of Clock or Data inputs. The 74F174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

#### **Truth Table**

	Outputs		
MR	СР	D <sub>n</sub>	Q <sub>n</sub>
L	Х	Х	L
Н	-50	Н	Н
Н	2-15	L	L

H = HIGH Voltage Level
L = LOW Voltage Level

#### **Logic Diagram**



### **Absolute Maximum Ratings**(Note 1)

# **Recommended Operating Conditions**

Storage Temperature  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ Ambient Temperature under Bias  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ 

Junction Temperature under Bias

-55°C to +150°C

V<sub>CC</sub> Pin Potential to Ground Pin

-0.5V to +7.0V

 $\begin{array}{ll} \mbox{Input Voltage (Note 2)} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{Input Current (Note 2)} & -30 \mbox{ mA to } +5.0 \mbox{ mA} \\ \end{array}$ 

Voltage Applied to Output in HIGH State (with  $V_{CC} = 0V$ )

Standard Output -0.5V to  $V_{CC}$ 3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated  $I_{OL}$  (mA) ESD Last Passing Voltage (Min) 4000V

Free Air Ambient Temperature  $0^{\circ}\text{C to } +70^{\circ}\text{C}$  Supply Voltage +4.5V to +5.5V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

3\_

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


#### **DC Electrical Characteristics**


Symbol	Parameter		Min	Тур	Max	Units	V <sub>cc</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	i <sub>IN</sub> = −18 mA	
V <sub>OH</sub>	Output HIGH 10%	V <sub>CC</sub>	2.5		137	V	Min	I <sub>OH</sub> = -1 mA	
	Voltage 5%	V <sub>CC</sub>	2.7		100	0	IVIIII	$I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW 10%	V <sub>CC</sub>	4		0.5	V	Min	I <sub>OL</sub> = 20 mA	
	Voltage 10%	V <sub>CC</sub>			0.5	V	IVIIII	$I_{OL} = 20 \text{ mA}$	
l <sub>IH</sub>	Input HIGH				5.0	μА	Max	V <sub>IN</sub> = 2.7V	
	Current				5.0	μΑ	IVIAX	v <sub>IN</sub> = 2.7 v	
I <sub>BVI</sub>	Input HIGH Current				7.0	μА	Max	V <sub>IN</sub> = 7.0V	
	Breakdown Test				7.0	μΛ	IVIAX	VIN - 7.0V	
I <sub>CEX</sub>	Output HIGH				50	μА	Max	V <sub>OUT</sub> = V <sub>CC</sub>	
	Leakage Current				30	μА	IVIAX	AO01 - ACC	
$V_{ID}$	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu\text{A}$	
	Test		4.73			V	0.0	All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage				3.75	μА	0.0	V <sub>IOD</sub> = 150 mV	
	Circuit Current				3.73	μΛ	0.0	All Other Pins Grounded	
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V	
los	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V	
I <sub>CCH</sub>	Power Supply Current			30	45	mA	Max	CP =	
								$D_n = \overline{MR} = HIGH$	
I <sub>CCL</sub>	Power Supply Current			30	45	mA	Max	V <sub>O</sub> = LOW	

			T <sub>A</sub> = +25°C		$T_A = -55^{\circ}C$	C to +125°C	T <sub>A</sub> = 0°C	to +70°C	
Symbol	Parameter		$V_{CC} = +5.0$	,	$V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		Units
			$C_L = 50 \ pF$						
		Min	Тур	Max	Min	Max	Min	Max	
$f_{MAX}$	Maximum Clock Frequency	80			70		80		M
t <sub>PLH</sub>	Propagation Delay	3.5	5.5	8.0	3.0	10.0	3.5	9.0	n
t <sub>PHL</sub>	CP to Q <sub>n</sub>	4.0	7.0	10.0	4.0	12.0	4.0	11.0	-
t <sub>PHL</sub>	Propagation Delay MR to Qn	5.0	10.0	14.0	5.0	16.0	5.0	15.0	n

## **AC Operating Requirements**

-		TA	= +25°C	T <sub>A</sub> = -55°	C to +125°	T <sub>A</sub> = 0°0	C to +70°C	
Symbol	mbol Parameter		$\textbf{V}_{\textbf{CC}} = +5.0\textbf{V}$		$\textbf{V}_{\textbf{CC}} = +\textbf{5.0V}$		$V_{CC} = +5.0V$	
		Min	Max	Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	4.8		5.0		4.8		ns
t <sub>S</sub> (L)	D <sub>n</sub> to CP	4.0		5.0	- B	4.0		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		2.0	A PA	0		
t <sub>H</sub> (L)	D <sub>n</sub> to CP	0		2.0		0		
t <sub>W</sub> (H)	CP Pulse Width	4.0	.//	5.0		4.0		ns
t <sub>W</sub> (L)	HIGH or LOW	6.0	40 X	7.5		6.0		110
t <sub>W</sub> (L)	MR Pulse Width, LOW	5.0	V32	6.5		5.0		ns
t <sub>REC</sub>	Recovery Time, MR to CP	5.0	100	6.0		5.0		
REC Recovery Time, MR to CP 5.0 5.0								





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com