

# 54F/74F174 Hex D Flip-Flop with Master Reset

#### **General Description**

The 'F174 is a high-speed hex D flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops.

#### **Features**

- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- Asynchronous common reset
- Guaranteed 4000V minimum ESD protection


Commercial	Military	Package Number	Package Description			
74F174PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line			
	54F174DM (Note 2)	J16A	16-Lead Ceramic Dual-In-Line			
74F174SC (Note 1)		M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC			
74F174SJ (Note 1)		M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ			
	54F174FM (Note 2)	W16A	16-Lead Cerpack			
	54F174LM (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C			

Note 1: Devices also available in 13" reel. Use Suffix = SCX and SJX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB

#### **Logic Symbols**

#### **Connection Diagrams**



## **Unit Loading/Fan Out**

		54F/74F			
Pin Names	Description	HIGH/LOW O			
D <sub>0</sub> -D <sub>5</sub> CP	Data Inputs Clock Pulse Input (Active Rising Edge)	1.0/1.0 1.0/1.0	20 μA/ – 0.6 mA 20 μA/ – 0.6 mA		
$\overline{MR}$ $Q_0 - Q_5$	Master Reset Input (Active LOW) Outputs	1.0/1.0	20 μA/ – 0.6 mA – 1 mA/20 mA		

#### **Functional Description**

The 'F174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset ( $\overline{\text{MR}}$ ) are common to all flip-flops. Each D input's state is transferred to the corresponding flip-flop's output following the LOW-to-HIGH Clock (CP) transition. A LOW input to the Master Reset ( $\overline{\text{MR}}$ ) will force all outputs LOW independent of Clock or Data inputs. The 'F174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

#### **Truth Table**

	Outputs		
MR	CP	D <sub>n</sub>	Qn
L	Χ	Χ	L
Н	_	Н	Н
н	_	L	L


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

\_\_ = LOW-to-HIGH Clock Transition

## **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{lll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to} + 150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to} + 125^{\circ}\mbox{C} \\ \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to} + 175^{\circ}\mbox{C} \\ \mbox{Plastic} & -55^{\circ}\mbox{C to} + 150^{\circ}\mbox{C} \\ \end{array}$ 

 $\begin{array}{lll} \text{V}_{\text{CC}} \text{ Pin Potential to} & & & \\ \text{Ground Pin} & -0.5 \text{V to } +7.0 \text{V} \\ \text{Input Voltage (Note 2)} & -0.5 \text{V to } +7.0 \text{V} \\ \text{Input Current (Note 2)} & -30 \text{ mA to } +5.0 \text{ mA} \end{array}$ 

Voltage Applied to Output in HIGH State (with  $V_{CC} = 0V$ )

 $\begin{array}{lll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{TRI-STATE} \bullet \text{Output} & -0.5 \text{V to } +5.5 \text{V} \end{array}$ 

Current Applied to Output

in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

ESD Last Passing Voltage (Min) 4000V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

# **Recommended Operating Conditions**

Free Air Ambient Temperature

Supply Voltage

Military + 4.5V to + 5.5V Commercial + 4.5V to + 5.5V

#### **DC Electrical Characteristics**

Symbol	Parameter		54F/74F			Units	Vcc	Conditions	
			Min	Тур	Max	, o quo	.00	- Containent	
V <sub>IH</sub>	Input HIGH Voltage		2.0		131	V		Recognized as a HIGH Signal	
V <sub>IL</sub>	Input LOW Voltage		,		0.8	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Vo	Itage	1		-1.2	V	Min	$I_{\text{IN}} = -18 \text{ mA}$	
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 5% V <sub>CC</sub>	2.5 2.5 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>			0.5 0.5	V	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
I <sub>IH</sub>	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	$V_{IN} = 2.7V$	
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	$V_{IN} = 7.0V$	
ICEX	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC}$	
V <sub>ID</sub>	Input Leakage Test	74F	4.75			٧	0.0	$I_{\text{ID}} = 1.9 \ \mu\text{A}$ All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded	
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V	
los	Output Short-Circuit C	urrent	-60		<b>-150</b>	mA	Max	V <sub>OUT</sub> = 0V	
Іссн	Power Supply Current			30	45	mA	Max	$\begin{aligned} \text{CP} &= \checkmark \\ \text{D}_{\text{n}} &= \overline{\text{MR}} = \text{HIGH} \end{aligned}$	
Iccl	Power Supply Current			30	45	mA	Max	$V_O = LOW$	

# **AC Electrical Characteristics**


	Parameter	$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			54F  T <sub>A</sub> , V <sub>CC</sub> = Mil  C <sub>L</sub> = 50 pF		74F		Units
Symbol							$ extsf{T}_{ extsf{A}},  extsf{V}_{ extsf{CC}} =  extsf{Com} \  extsf{C}_{ extsf{L}} =  extsf{50 pF}$		
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>max</sub>	Maximum Clock Frequency	80			70		80		MHz
t <sub>PLH</sub>	Propagation Delay CP to Q <sub>n</sub>	3.5 4.0	5.5 7.0	8.0 10.0	3.0 4.0	10.0 12.0	3.5 4.0	9.0 11.0	ns
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>n</sub>	5.0	10.0	14.0	5.0	16.0	5.0	15.0	ns

# **AC Operating Requirements**

		74F			54F	74F		
Symbol Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		T <sub>A</sub> ,	V <sub>CC</sub> = Mil	T <sub>A</sub> , V <sub>CC</sub> = Com		Units
		Min	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW $D_n$ to CP	4.8 4.0		5.0 5.0		4.8 4.0	8_	ns
t <sub>h</sub> (H)	Hold Time, HIGH or LOW D <sub>n</sub> to CP	0		2.0 2.0	*	0 0	n-	113
t <sub>w</sub> (H)	CP Pulse Width HIGH or LOW	4.0 6.0		5.0 7.5	るかり	4.0 6.0		ns
t <sub>w</sub> (L)	MR Pulse Width, LOW	5.0		6.5	0	5.0		ns
t <sub>rec</sub>	Recovery Time, MR to CP	5.0		6.0		5.0		


### **Ordering Information**


The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




# Physical Dimensions inches (millimeters)

 $\mathsf{SS} = \;\; \mathsf{Small} \; \mathsf{Outline} \; \mathsf{SOIC} \; \mathsf{EIAJ}$ 







# Physical Dimensions inches (millimeters) (Continued) 0.050 - 0.0800.371 - 0.390(1.270 - 2.032)(9.423 - 9.906) $\frac{0.050\pm0.005}{(1.270\pm0.127)} \text{ TYP}$ 0.007 - 0.0180.004 - 0.006 $\frac{0.004 - 0.008}{(0.102 - 0.152)} \text{ TYP}$ (0.178 – 0.457) TYP **←** 0.000 MIN TYP 0.250 - 0.370 (6.350 - 9.398)0.300 0.245 - 0.275(7.620) MAX GLASS (6.223 - 6.985)\* 0.008 - 0.012 $\overline{(0.203 - 0.305)}$ DETAIL A 0.250 - 0.370PIN NO. 1 DETAIL A $\frac{6.250 - 9.398}{(6.350 - 9.398)}$ IDENT TYP W16AYBEY H) 16 Lead Ceramic Flatpak (F) NS Package Number W16A $\frac{0.026-0.040}{(0.660-1.016)} \ \text{TYP}$ EFRA

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tet: 1(800) 272-9959 TWX: (910) 339-9240

National Semiconducto GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1

National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bidg. 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261 Tel: (043) 299-2300 Fax: (043) 299-2500

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181 National Semiconductor (Australia) Pty, Ltd.
Building 16
Business Park Drive
Monash Business Park
Nottinghill, Melbourne
Victoria 3188 Australia
Tel: (3) 558-9999
Fax: (3) 558-9998