

SCES290D-OCTOBER 1999-REVISED JUNE 2005

FEATURES		V PACKAGE
<ul> <li>Member of the Texas Instruments Widebus™ Family</li> </ul>		VIEW)
<ul> <li>TI-OPC<sup>™</sup> Circuitry Limits Ringing on</li> </ul>	1DIR 🛛 1	56 ] 1 <del>0E</del>
Unevenly Loaded Backplanes	1A1 🛛 2	55 ] 1B1
<ul> <li>OEC<sup>™</sup> Circuitry Improves Signal Integrity and</li> </ul>	1A2 🛛 3	54 0 1B2
Reduces Electromagnetic Interference	GND 🛛 4	53 GND
Bidirectional Interface Between GTLP Signal	1A3 🛛 5	52 1B3
Levels and LVTTL Logic Levels	1A4 <b>[</b> 6	51 <b>1</b> 1B4
	V <sub>CC</sub> 7	50 V <sub>CC</sub>
	GND 8	49 GND
High-Drive GTLP Outputs (100 mA)	1A5 🛛 9	48 <b>0</b> 1B5
<ul> <li>LVTTL Outputs (–24 mA/24 mA)</li> </ul>	1A6 <b>1</b> 0	47 <b>1</b> B6
<ul> <li>Variable Edge-Rate Control (ERC) Input</li> </ul>	GND 11	46 GND
Selects GTLP Rise and Fall Times for Optimal	1A7 <b>[</b> 12	45 <b>1</b> B7
Data-Transfer Rate and Signal Integrity in	1A8 13	44 <b>1</b> 188
Distributed Loads	GND 14	43 BIAS V <sub>CC</sub>
<ul> <li>I<sub>off</sub>, Power-Up 3-State, and BIAS V<sub>CC</sub> Support</li> </ul>	ERC 15	42 V <sub>REF</sub>
Live Insertion	<b>2A1</b> 16	41 2B1
Bus Hold on A-Port Data Inputs	2A2 17	40 2B2
Distributed V <sub>cc</sub> and GND Pins Minimize	GND 18	39 GND
High-Speed Switching Noise	2A2 L17 GND L18 2A3 L19 2A4 L20 GND L21	38 2B3
	2A4 20	37 2B4
		36 GND
JESD 78, Class II		35 V <sub>CC</sub>
	2A5 23	34 2B5
	2A6 24	33 2B6
	GND 25	32 GND
	2A7 26	31 2B7
	2A8 27	30 2B8
	2DIR [ 28	29 20E

## DESCRIPTION/ORDERING INFORMATION

The SN74GTLPH1645 is a high-drive, 16-bit bus transceiver that provides LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. It is partitioned as two 8-bit transceivers. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC<sup>™</sup> circuitry, and TI-OPC<sup>™</sup> circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The high drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 11  $\Omega$ .

GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLPH1645 is given only at the preferred higher noise-margin GTLP, but the user has the flexibility of using this device at either GTL ( $V_{TT} = 1.2$  V and  $V_{REF} = 0.8$  V) or GTLP ( $V_{TT} = 1.5$  V and  $V_{REF} = 1 \text{ V}$ ) signal levels.

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. V<sub>RFF</sub> is the B-port differential input reference voltage.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus, TI-OPC, OEC are trademarks of Texas Instruments.



SCES290D-OCTOBER 1999-REVISED JUNE 2005

## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

This device is fully specified for live-insertion applications using  $I_{off}$ , power-up 3-state, and BIAS  $V_{CC}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS  $V_{CC}$  circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

This GTLP device features TI-OPC circuitry, which actively limits the overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

High-drive GTLP backplane interface devices feature adjustable edge-rate control (ERC). Changing the ERC input voltage between GND and  $V_{CC}$  adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

Active bus-hold circuitry holds unused or undriven LVTTL data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable ( $\overline{OE}$ ) input should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


T <sub>A</sub>	PACK	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Tape and reel	SN74GTLPH1645DGGR	GTLPH1645
–40°C to 85°C	TVSOP – DGV	Tape and reel	SN74GTLPH1645DGVR	GL45
	VFBGA – GQL	Tape and reel	SN74GTLPH1645GQLR	GL45

## ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



SCES290D-OCTOBER 1999-REVISED JUNE 2005



	TERMINAL ASSIGNMENTS							
	1	2	3	4	5	6		
Α	1A2	1A1	1DIR	1 <del>0E</del>	1B1	1B2		
В	1A4	1A3	GND	GND	1B3	1B4		
С	1A5	GND	V <sub>cc</sub>	Vcc	GND	1B5		
D	1A7	1A6 🔪	GND	GND	1B6	1B7		
Е	GND	1A8		-	1B8	BIAS $V_{CC}$		
F	ERC	2A1			2B1	V <sub>REF</sub>		
G	2A2	2A3	GND	GND	2B3	2B2		
н	2A4	GND	V <sub>CC</sub>	V <sub>CC</sub>	GND	2B4		
J	2A5	2A6	GND	GND	2B6	2B5		
к	2A7	2A8	2DIR	2 <del>0E</del>	2B8	2B7		



SCES290D-OCTOBER 1999-REVISED JUNE 2005

## FUNCTIONAL DESCRIPTION

The SN74GTLPH1645 is a high-drive (100-mA), 16-bit bus transceiver partitioned as two 8-bit segments and is designed for asynchronous communication between data buses. The device transmits data from the A port to the B port or from the B port to the A port, depending on the logic level at the direction-control (DIR) input.  $\overline{OE}$  can be used to disable the device so the buses are effectively isolated. Data polarity is noninverting.


For A-to-B data flow, when  $\overline{OE}$  is low and DIR is high, the B outputs take on the logic value of the A inputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

The data flow for B to A is similar to A to B, except  $\overline{OE}$  and DIR are low.

#### **FUNCTION TABLES**


#### OUTPUT CONTROL

INP	UTS	OUTPUT	MODE Isolation True transparent
ŌĒ	DIR	OUIFUI	MODE
Н	Х	Z	Isolation
L	L	B data to A port	True transportant
L	Н	A data to B port	riue transparent





SCES290D-OCTOBER 1999-REVISED JUNE 2005



(1) Pin numbers shown are for the DGG and DGV packages.



SCES290D-OCTOBER 1999-REVISED JUNE 2005

#### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub> BIAS V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
N/	Input voltage renge (2)	A-port, ERC, and control inputs	-0.5	7	V
VI	Input voltage range <sup>(2)</sup>	B port and V <sub>REF</sub>	-0.5	4.6	v
M	Voltage range applied to any output in the	A port	-0.5	7	
V <sub>O</sub> high-impedance or power-off state <sup>(2)</sup>	B port	-0.5	4.6	V	
	Oursent into any output in the low state	A port		48	
I <sub>O</sub>	Current into any output in the low state	B port		200	mA
I <sub>O</sub>	Current into any A-port output in the high state	(3)		48	mA
	Continuous current through each $V_{CC}$ or GND			±100	mA
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>0</sub> < 0		-50	mA
		DGG package		64	
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DGV package			°C/W
		GQL package		42	
T <sub>stg</sub>	Storage temperature range	7. 3 <sup>2</sup>	-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 This current flows only when the output is in the high state and V<sub>O</sub> > V<sub>CC</sub>.
 The package thermal impedance is calculated in accordance with JESD 51-7.

1-



SCES290D-OCTOBER 1999-REVISED JUNE 2005

# Recommended Operating Conditions<sup>(1)(2)(3)(4)</sup>

			MIN	NOM	MAX	UNIT
V <sub>CC</sub> , BIAS V <sub>CC</sub>	Supply voltage		3.15	3.3	3.45	V
	Torrection states	GTL	1.14	1.2	1.26	V
V <sub>TT</sub>	Termination voltage	GTLP	1.35	1.5	1.65	V
V	Peteronoo voltogo	GTL	0.74	0.8	0.87	V
V <sub>REF</sub>	Reference voltage	GTLP	0.87	1	1.1	v
V	Input voltage	B port			V <sub>TT</sub>	V
VI	Input voltage	Except B port		$V_{CC}$	5.5	v
		B port	V <sub>REF</sub> + 0.05			
V <sub>IH</sub>	/ <sub>IH</sub> High-level input voltage	ERC	V <sub>CC</sub> - 0.6	V <sub>CC</sub>	5.5	V
		Except B port and ERC	2			
		B port			$V_{REF} - 0.05$	
V <sub>IL</sub>	Low-level input voltage	ERC		GND	0.6	V
		Except B port and ERC			0.8	
I <sub>IK</sub>	Input clamp current		a		-18	mA
I <sub>OH</sub>	High-level output current	A port	AN		-24	mA
1		A port 🧞	34		24	
I <sub>OL</sub>	Low-level output current	B port	G		100	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled	<b>1</b>		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		20			μs/V
T <sub>A</sub>	Operating free-air temperature		-40		85	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS  $V_{CC} = 3.3 \text{ V}$  first, I/O second, and  $V_{CC} = 3.3 \text{ V}$  last, because the BIAS  $V_{CC}$  precharge circuitry is disabled when any  $V_{CC}$  pin is connected. The control and  $V_{REF}$  inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable but, generally, GND is connected first. (2)

(3)

 $V_{TT}$  and  $R_{TT}$  can be adjusted to accommodate backplane impedances if the dc recommended  $I_{OL}$  ratings are not exceeded.  $V_{REF}$  can be adjusted to optimize noise margins, but normally is two-thirds  $V_{TT}$ . TI-OPC circuitry is enabled in the A-to-B direction and is activated when  $V_{TT} > 0.7$  V above  $V_{REF}$ . If operated in the A-to-B direction,  $V_{REF}$  should be set to within 0.6 V of  $V_{TT}$  to minimize current (4) drain.



SCES290D-OCTOBER 1999-REVISED JUNE 2005

#### **Electrical Characteristics**

over recommended operating free-air temperature range for GTLP (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT	
V <sub>IK</sub>		V <sub>CC</sub> = 3.15 V,	I <sub>I</sub> = -18 mA			-1.2	V	
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$		V <sub>CC</sub> - 0.2				
V <sub>OH</sub>	A port	V 245V	I <sub>OH</sub> = -12 mA	2.4			V	
		V <sub>CC</sub> = 3.15 V	I <sub>OH</sub> = -24 mA	2				
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I <sub>OL</sub> = 100 μA			0.2		
	A port	V 245V	I <sub>OL</sub> = 12 mA			0.4		
		$V_{CC} = 3.15 V$	I <sub>OL</sub> = 24 mA			0.5	V	
V <sub>OL</sub>			I <sub>OL</sub> = 10 mA			0.2	V	
	B port Control inputs A port B port A and B ports A port A port A port	B port $V_{CC} = 3.15 V$	V <sub>CC</sub> = 3.15 V	I <sub>OL</sub> = 64 mA			0.4	
			I <sub>OL</sub> = 100 mA			0.55		
l <sub>l</sub>	Control inputs	V <sub>CC</sub> = 3.45 V,	V <sub>I</sub> = 0 or 5.5 V			±10	μA	
I (2)	A port		$V_{O} = V_{CC}$			10	۵	
I <sub>OZH</sub> <sup>(2)</sup>	B port	$-V_{CC} = 3.45 V$	V <sub>O</sub> = 1.5 V			10	μA	
I <sub>OZL</sub> <sup>(2)</sup>	A and B ports	V <sub>CC</sub> = 3.45 V,	V <sub>O</sub> = GND			-10	μA	
I <sub>BHL</sub> (3)	A port	V <sub>CC</sub> = 3.15 V,	$V_{I} = 0.8 V$	75			μA	
I <sub>BHH</sub> <sup>(4)</sup>	A port	V <sub>CC</sub> = 3.15 V,	V <sub>1</sub> = 2 V	-75			μA	
I <sub>BHLO</sub> <sup>(5)</sup>	A port	V <sub>CC</sub> = 3.45 V,	$V_{I} = 0$ to $V_{CC}$	500			μA	
I <sub>BHHO</sub> <sup>(6)</sup>	A port	$V_{CC} = 3.45 V,$ $V_{CC} = 3.45 V,$	$V_{I} = 0$ to $V_{CC}$	-500			μA	
		$V_{CC} = 3.45 \text{ V}, I_{O} = 0,$	Outputs high			40		
I <sub>CC</sub>	A or B port	$V_I$ (A-port or control inputs) = $V_{CC}$ or GND,	<ul> <li>Outputs low</li> </ul>			40	mA	
		$V_{I}$ (B port) = $V_{TT}$ or GND	Outputs disabled			40		
$\Delta I_{CC}^{(7)}$		$V_{CC}$ = 3.45 V, One A-port or control input at V Other A-port or control inputs at $V_{CC}$ or GND	/ <sub>CC</sub> – 0.6 V,			1.5	mA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 3.15 V or 0			4	5	pF	
<u> </u>	A port	V <sub>0</sub> = 3.15 V or 0			6.5	7.5	۶E	
C <sub>io</sub>	B port	V <sub>0</sub> = 1.5 V or 0			9.5	11	pF	

(1)

(2)

All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . For I/O ports, the parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current. The bus-hold circuit can sink at least the minimum low sustaining current at  $V_{IL}$ max.  $I_{BHL}$  should be measured after lowering  $V_{IN}$  to GND and then raising it to  $V_{IL}$ max. (3)

The bus-hold circuit can source at least the minimum high sustaining current at VIHmin. IBHH should be measured after raising VIN to VCC (4) and then lowering it to VIHmin.

(5)

(6)

An external driver must source at least  $I_{BHLO}$  to switch this node from low to high. An external driver must sink at least  $I_{BHLO}$  to switch this node from high to low. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND. (7)

#### **Hot-Insertion Specifications for A Port**

over recommended operating free-air temperature range

PARAMETER					MAX	UNIT
l <sub>off</sub>	$V_{CC} = 0,$	BIAS $V_{CC} = 0$ ,	$V_{I}$ or $V_{O}$ = 0 to 5.5 V		10	μΑ
I <sub>OZPU</sub>	$V_{CC} = 0$ to 1.5 V,	$V_{O}$ = 0.5 V to 3 V,	$\overline{OE} = 0$		±30	μΑ
I <sub>OZPD</sub>	$V_{CC} = 1.5 V \text{ to } 0,$	$V_{O} = 0.5 V$ to 3 V,	$\overline{OE} = 0$		±30	μΑ



SCES290D-OCTOBER 1999-REVISED JUNE 2005

### **Live-Insertion Specifications for B Port**

over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
l <sub>off</sub>	$V_{CC} = 0,$	BIAS $V_{CC} = 0$ ,	$V_{I}$ or $V_{O}$ = 0 to 1.5 V		10	μA
I <sub>OZPU</sub>	$V_{CC} = 0$ to 1.5 V,	BIAS $V_{CC} = 0$ ,	$V_0 = 0.5 \text{ V} \text{ to } 1.5 \text{ V}, \overline{\text{OE}} = 0$		±30	μA
I <sub>OZPD</sub>	$V_{CC} = 1.5 V \text{ to } 0,$	BIAS $V_{CC} = 0$ ,	$V_0 = 0.5 \text{ V} \text{ to } 1.5 \text{ V}, \overline{\text{OE}} = 0$		±30	μA
	V <sub>CC</sub> = 0 to 3.15 V				5	mA
$I_{CC}$ (BIAS $V_{CC}$ )	$V_{CC} = 3.15 \text{ V} \text{ to } 3.45 \text{ V}$	BIAS $V_{CC}$ = 3.15 V to 3.45 V,	$V_O$ (B port) = 0 to 1.5 V		10	μA
Vo	$V_{CC} = 0,$	BIAS $V_{CC} = 3.3 V$ ,	I <sub>O</sub> = 0	0.95	1.05	V
Ι <sub>Ο</sub>	$V_{CC} = 0,$	BIAS $V_{CC}$ = 3.15 V to 3.45 V,	V <sub>O</sub> (B port) = 0.6 V	-1		μA

#### **Switching Characteristics**


over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT} = 1.5$  V and  $V_{REF} = 1$  V for GTLP (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE <sup>(1)</sup>	MIN	TYP <sup>(2)</sup>	МАХ	UNIT
t <sub>PLH</sub>	А	В	Slow	3.9		7.2	ns
t <sub>PHL</sub>	A	В	SIUW	3.1		8.4	115
t <sub>PLH</sub>	А	В	A Sect	2.6		5.7	20
t <sub>PHL</sub>	A	В	Fast	2.1		5.8	ns
t <sub>en</sub>	OE	в	Slow	4.1		7.3	
t <sub>dis</sub>	UE	B	SIUW	4		9.4	ns
t <sub>en</sub>	OE	в	Fast	2.9		5.9	20
t <sub>dis</sub>	UE		Fasi	4		6.9	ns
+	Disa tima P auto	uts (20% to 80%)	Slow	3 1.5			20
t <sub>r</sub>	Rise tille, b outp		Fast				ns
+	Fall time Route	uts (80% to 20%)	Slow		4		ns
t <sub>f</sub>	rai time, B oup		Fast		2.5		115
t <sub>PLH</sub>	В	٨		0.5		6.7	20
t <sub>PHL</sub>		A		1.2		4.5	ns
t <sub>en</sub>	ŌĒ	А		1.1		6.3	200
t <sub>dis</sub>	UE	A		1.7		5.1	ns

(1) Slow ( $\overline{ERC} = GND$ ) and Fast ( $\overline{ERC} = V_{CC}$ ) (2) All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^{\circ}C$ .



SCES290D-OCTOBER 1999-REVISED JUNE 2005



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\approx$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\approx$  2 ns, t<sub>f</sub>  $\approx$  2 ns.

D. The outputs are measured one at a time, with one transition per measurement.

#### Figure 1. Load Circuits and Voltage Waveforms

TEXAS INSTRUMENTS www.ti.com

SCES290D-OCTOBER 1999-REVISED JUNE 2005

#### **Distributed-Load Backplane Switching Characteristics**

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.




Figure 3. High-Drive RLC Network



SCES290D-OCTOBER 1999-REVISED JUNE 2005

#### **Switching Characteristics**

over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT} = 1.5 \text{ V}$  and  $V_{REF} = 1 \text{ V}$  for GTLP (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE <sup>(1)</sup>	TYP <sup>(2)</sup>	UNIT
t <sub>PLH</sub>	۸	P	Slow	4.9	ne
t <sub>PHL</sub>	A B		310W	4.9	ns
t <sub>PLH</sub>	А	P	Fast	3.7	20
t <sub>PHL</sub>	A	В	Fasi	3.7	ns
t <sub>en</sub>	ŌĒ	В	Slow	5.1	ns
t <sub>dis</sub>	OL	6	SIOW	5.4	115
t <sub>en</sub>	OE	В	Foot	4.1	
t <sub>dis</sub>	OL	B Fast		4.1	ns
+	Pico timo. B outr	(20% to 80%)	Slow	2	200
t <sub>r</sub>	Rise time, B outputs (20% to 80%)		Fast	1.2	ns
+	Fall time. P auto	ute (80% to 20%)	Slow	2.5	-
t <sub>f</sub>	Fall time, B outp	Fall time, B outputs (80% to 20%)		1.8	ns

Slow (ERC = GND) and Fast (ERC = V<sub>CC</sub>)
 All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. All values are derived from TI-SPICE models.

5-Sep-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74GTLPH1645DGGRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74GTLPH1645DGVRE4	ACTIVE	TVSOP	DGV	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLPH1645DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLPH1645DGVR	ACTIVE	TVSOP	DGV	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLPH1645GQLR	ACTIVE	VFBGA	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

28

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **MECHANICAL DATA**

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### PLASTIC SMALL-OUTLINE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

- D. Falls within JEDEC: 24/48 Pins MO-153
  - 14/16/20/56 Pins MO-194



GQL (R-PBGA-N56)

## PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.




## **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### PLASTIC SMALL-OUTLINE PACKAGE

DGG (R-PDSO-G\*\*) 48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an untair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated