



January 2000
Revised June 2005

74VCXH16374

Low Voltage 16-Bit D-Type Flip-Flops with Bushold

General Description

The VCXH16374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and output enable (\overline{OE}) are common to each byte and can be shorted together for full 16-bit operation.

The VCXH16374 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The 74VCXH16374 is designed for low voltage (1.4V to 3.6V) V_{CC} applications with output compatibility up to 3.6V.

The 74VCXH16374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.4V to 3.6V V_{CC} supply operation
- 3.6V tolerant control inputs and outputs
- Bushold on data inputs eliminates the need for external pull-up/pull-down resistors
- t_{PD}
3.0 ns max for 3.0V to 3.6V V_{CC}
- Static Drive (I_{OH}/I_{OL})
 ± 24 mA @ 3.0V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:
Human body model > 2000V
Machine model > 200V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)


Ordering Code:

Order Number	Package Number	Package Descriptions
74VCXH16374GX (Note 1)	BGA54A (Preliminary)	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
74VCXH16374MTD (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 1: BGA package available in Tape and Reel only.

Note 2: Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.


Logic Symbol



Connection Diagrams

Pin Assignment for TSSOP	
\overline{OE}_1	1
O_0	2
O_1	3
GND	4
O_2	5
O_3	6
V_{CC}	7
O_4	8
O_5	9
GND	10
O_6	11
O_7	12
O_8	13
O_9	14
GND	15
O_{10}	16
O_{11}	17
V_{CC}	18
O_{12}	19
O_{13}	20
GND	21
O_{14}	22
O_{15}	23
\overline{OE}_2	24
	25
	26
	27
	28
	29
	30
	31
	32
	33
	34
	35
	36
	37
	38
	39
	40
	41
	42
	43
	44
	45
	46
	47
	48
CP_1	
I_0	
I_1	
GND	
I_2	
I_3	
V_{CC}	
I_4	
I_5	
I_6	
I_7	
I_8	
I_9	
I_{10}	
I_{11}	
I_{12}	
I_{13}	
I_{14}	
I_{15}	
CP_2	

Pin Assignment for FBGA



(Top Thru View)

Pin Descriptions

Pin Names	Description
\overline{OE}_n	Output Enable Input (Active LOW)
CP_n	Clock Pulse Input
I_0-I_{15}	Bushold Inputs
O_0-O_{15}	Outputs
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
A	O_0	NC	\overline{OE}_1	CP_1	NC	I_0
B	O_2	O_1	NC	NC	I_1	I_2
C	O_4	O_3	V_{CC}	V_{CC}	I_3	I_4
D	O_6	O_5	GND	GND	I_5	I_6
E	O_8	O_7	GND	GND	I_7	I_8
F	O_{10}	O_9	GND	GND	I_9	I_{10}
G	O_{12}	O_{11}	V_{CC}	V_{CC}	I_{11}	I_{12}
H	O_{14}	O_{13}	NC	NC	I_{13}	I_{14}
J	O_{15}	NC	\overline{OE}_2	CP_2	NC	I_{15}

Truth Tables

Inputs		Outputs	
CP_1	\overline{OE}_1	I_0-I_7	O_0-O_7
/	L	H	H
/	L	L	L
L	L	X	O_0
X	H	X	Z

Inputs		Outputs	
CP_2	\overline{OE}_2	I_8-I_{15}	O_8-O_{15}
/	L	H	H
/	L	L	L
L	L	X	O_0
X	H	X	Z


 H = HIGH Voltage Level L = LOW Voltage Level X = Immortal (HIGH or LOW, control inputs may not float) Z = High Impedance O_0 = Previous O_0 before HIGH-to-LOW of CP

Functional Description

The 74VCXH16374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each clock has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each

flip-flop will store the state of their individual I inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP_n) transition. With the Output Enable (\overline{OE}_n) LOW, the contents of the flip-flops are available at the outputs. When \overline{OE}_n is HIGH, the outputs go to the high impedance state. Operations of the \overline{OE}_n input does not affect the state of the flip-flops.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings ^(Note 3)		Recommended Operating Conditions ^(Note 5)				
Supply Voltage (V_{CC})	-0.5V to +4.6V					
DC Input Voltage (V_I)						
\overline{OE}_n , CP_n	-0.5V to 4.6V					
$I_0 - I_{15}$	-0.5V to $V_{CC} + 0.5V$					
Output Voltage (V_O)						
Outputs 3-STATED	-0.5V to +4.6V					
Outputs Active (Note 4)	-0.5V to $V_{CC} + 0.5V$					
DC Input Diode Current (I_{IK})						
$V_I < 0V$	-50 mA	$V_{CC} = 3.0V$ to 3.6V	± 24 mA			
DC Output Diode Current (I_{OK})						
$V_O < 0V$	-50 mA	$V_{CC} = 2.3V$ to 2.7V	± 18 mA			
$V_O > V_{CC}$	+50 mA	$V_{CC} = 1.65V$ to 2.3V	± 6 mA			
DC Output Source/Sink Current (I_{OH}/I_{OL})						
$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	± 50 mA	Free Air Operating Temperature (T_A)	-40°C to +85°C			
DC V_{CC} or GND Current per Supply Pin (I_{CC} or GND)	± 100 mA	Minimum Input Edge Rate ($\Delta t/\Delta V$)				
Storage Temperature Range (T_{STG})	-65°C to +150°C	$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V			
Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.						
Note 4: I_0 Absolute Maximum Rating must be observed.						
Note 5: Floating or unused control inputs must be held HIGH or LOW.						
DC Electrical Characteristics						
Symbol	Parameter	Conditions	V_{CC} (V)	Min	Max	
V_{IH}	HIGH Level Input Voltage		2.7 - 3.6 2.3 - 2.7 1.65 - 2.3 1.4 - 1.6	2.0 1.6 0.65 x V_{CC} 0.65 x V_{CC}		
V_{IL}	LOW Level Input Voltage		2.7 - 3.6 2.3 - 2.7 1.65 - 2.3 1.4 - 1.6		0.8 0.7 1.35 x V_{CC} 1.35 x V_{CC}	
V_{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7 - 3.6	$V_{CC} - 0.2$		
		$I_{OH} = -12 mA$	2.7	2.2		
		$I_{OH} = -18 mA$	3.0	2.4		
		$I_{OH} = -24 mA$	3.0	2.2		
		$I_{OH} = -100 \mu A$	2.3 - 2.7	$V_{CC} - 0.2$		
		$I_{OH} = -6 mA$	2.3	2.0		
		$I_{OH} = -12 mA$	2.3	1.8		
		$I_{OH} = -18 mA$	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65 - 2.3	$V_{CC} - 0.2$		
		$I_{OH} = -6 mA$	1.65	1.25		
		$I_{OH} = -100 \mu A$	1.4 - 1.6	$V_{CC} - 0.2$		
		$I_{OH} = -2 mA$	1.4	1.05		

DC Electrical Characteristics (Continued)

Symbol	Parameter		Conditions	V_{CC} (V)	Min	Max	Units
V_{OL}	LOW Level Output Voltage		$I_{OL} = 100 \mu A$	2.7 - 3.6		0.2	V
			$I_{OL} = 12 mA$	2.7		0.4	
			$I_{OL} = 18 mA$	3.0		0.4	
			$I_{OL} = 24 mA$	3.0		0.55	
			$I_{OL} = 100 \mu A$	2.3 - 2.7		0.2	
			$I_{OL} = 12 mA$	2.3		0.4	
			$I_{OL} = 18 mA$	2.3		0.6	
			$I_{OL} = 100 \mu A$	1.65 - 2.3		0.2	
			$I_{OL} = 6 mA$	1.65		0.3	
			$I_{OL} = 100 \mu A$	1.4 - 1.6		0.2	
			$I_{OL} = 2 mA$	1.4		0.35	
I_I	Input Leakage Current		$0 \leq V_I \leq 3.6V$	2.7 - 3.6		± 5.0	μA
	Control Pins Data Pins		$V_I = V_{CC}$ or GND	2.7 - 3.6		± 5.0	
$I_{I(HOLD)}$	Bushold Input Minimum Drive Hold Current		$V_{IN} = 0.8V$	3.0	75.0		μA
			$V_{IN} = 2.0V$	3.0	-75.0		
			$V_{IN} = 0.7V$	2.3	45.0		
			$V_{IN} = 1.6V$	2.3	-45.0		
			$V_{IN} = 0.57V$	1.65	25.0		
			$V_{IN} = 1.07V$	1.65	-25.0		
$I_{I(OD)}$	Bushold Input Over-Drive Current to Change State		(Note 6) (Note 7)	3.6	450		μA
			(Note 6) (Note 7)	3.6	-450		
			(Note 6) (Note 7)	2.7	300		
			(Note 6) (Note 7)	2.7	-300		
I_{OZ}	3-STATE Output Leakage		$0 \leq V_O \leq 3.6V$ $V_I = V_{IH}$ or V_{IL}	1.4 - 3.6		± 10.0	μA
I_{OFF}	Power-OFF Leakage Current		$0 \leq (V_O) \leq 3.6V$	0		10.0	μA
I_{CC}	Quiescent Supply Current		$V_I = V_{CC}$ or GND	1.4 - 3.6		20.0	μA
			$V_{CC} \leq (V_O) \leq 3.6V$ (Note 8)	1.4 - 3.6		± 20.0	μA
ΔI_{CC}	Increase in I_{CC} per Input		$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μA

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 8: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 9)

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = -40°C to +85°C		Units	Figure Number	
				Min	Max			
<i>f</i> _{MAX}	Maximum Clock Frequency	<i>C_L</i> = 30 pF	3.3 ± 0.3	250		MHz		
			2.5 ± 0.2	200				
			1.8 ± 0.15	100				
		<i>C_L</i> = 15 pF	1.5 ± 0.1	80.0				
<i>t</i> _{PHL} <i>t</i> _{PLH}	Propagation Delay	<i>C_L</i> = 30 pF, R _L = 500Ω	3.3 ± 0.3	0.8	3.0	ns	Figures 1, 2	
			2.5 ± 0.2	1.0	3.9		Figures 7, 8	
			1.8 ± 0.15	1.5	7.8			
		<i>C_L</i> = 15 pF, R _L = 2 kΩ	1.5 ± 0.1	1.0	15.6		Figures 7, 9, 10	
		<i>C_L</i> = 30 pF, R _L = 500Ω	3.3 ± 0.3	0.8	3.5	ns	Figures 1, 3, 4	
			2.5 ± 0.2	1.0	4.6			
			1.8 ± 0.15	1.5	9.2			
<i>t</i> _{PZL} <i>t</i> _{PZH}	Output Enable Time	<i>C_L</i> = 30 pF, R _L = 500Ω	1.5 ± 0.1	1.0	18.4	ns	Figures 7, 9, 10	
			3.3 ± 0.3	0.8	3.5		Figures 1, 3, 4	
			2.5 ± 0.2	1.0	3.8			
		<i>C_L</i> = 15 pF, R _L = 2 kΩ	1.8 ± 0.15	1.5	6.8		Figures 7, 9, 10	
		<i>C_L</i> = 30 pF, R _L = 500Ω	1.5 ± 0.1	1.0	13.6	ns	Figures 1, 3, 4	
			3.3 ± 0.3	0.8	3.5			
			2.5 ± 0.2	1.0	3.8			
<i>t</i> _{PLZ}	Output Disable Time	<i>C_L</i> = 30 pF, R _L = 500Ω	1.8 ± 0.15	1.5	6.8	ns	Figures 1, 3, 4	
			1.5 ± 0.1	1.0	13.6		Figures 7, 9, 10	
			3.3 ± 0.3	0.8	3.5			
		<i>C_L</i> = 15 pF, R _L = 2 kΩ	2.5 ± 0.2	1.0	13.6		Figures 7, 9, 10	
		<i>C_L</i> = 30 pF, R _L = 500Ω	1.8 ± 0.15	2.5		ns	Figures 1, 3, 4	
			1.5 ± 0.1	3.0				
			3.3 ± 0.3	1.0				
<i>t</i> _S	Setup Time	<i>C_L</i> = 30 pF, R _L = 500Ω	2.5 ± 0.2	1.0		ns	Figure 6	
			1.8 ± 0.15	2.5				
			1.5 ± 0.1	3.0				
		<i>C_L</i> = 15 pF, R _L = 500Ω	3.3 ± 0.3	1.0			Figure 6	
		<i>C_L</i> = 30 pF, R _L = 500Ω	2.5 ± 0.2	1.0		ns		
			1.8 ± 0.15	1.0				
			1.5 ± 0.1	2.0				
<i>t</i> _H	Hold Time	<i>C_L</i> = 30 pF, R _L = 500Ω	3.3 ± 0.3	1.0		ns	Figure 6	
			2.5 ± 0.2	1.0				
			1.8 ± 0.15	1.0				
		<i>C_L</i> = 15 pF, R _L = 500Ω	1.5 ± 0.1	2.0			Figure 5	
		<i>C_L</i> = 30 pF, R _L = 500Ω	3.3 ± 0.3	1.5		ns		
			2.5 ± 0.2	1.5				
			1.8 ± 0.15	4.0				
<i>t</i> _W	Pulse Width	<i>C_L</i> = 30 pF, R _L = 500Ω	1.5 ± 0.1	4.0		ns	Figure 5	
			3.3 ± 0.3	1.5				
			2.5 ± 0.2	1.5				
		<i>C_L</i> = 15 pF, R _L = 500Ω	1.8 ± 0.15	4.0			ns	
		<i>C_L</i> = 30 pF, R _L = 500Ω	1.5 ± 0.1	4.0		ns		
			3.3 ± 0.3	0.5				
<i>t</i> _{OSHL} <i>t</i> _{OSLH}	Output to Output Skew (Note 10)	<i>C_L</i> = 30 pF, R _L = 500Ω	2.5 ± 0.2	0.5		ns		
			1.8 ± 0.15	0.75				
			1.5 ± 0.1	1.5				
		<i>C_L</i> = 15 pF, R _L = 2 kΩ	3.3 ± 0.3					

Note 9: For *C_L* = 50 pF, add approximately 300 ps to the AC maximum specification.

Note 10: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (*t_{OSHL}*) or LOW-to-HIGH (*t_{OSLH}*).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = +25°C	Units
				Typical	
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	C _L = 30 pF, V _{IH} = V _{CC} , V _{IL} = 0V	1.8	0.25	V
			2.5	0.6	
			3.3	0.8	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	C _L = 30 pF, V _{IH} = V _{CC} , V _{IL} = 0V	1.8	-0.25	V
			2.5	-0.6	
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	C _L = 30 pF, V _{IH} = V _{CC} , V _{IL} = 0V	1.8	1.5	V
			2.5	1.9	
			3.3	2.2	

Capacitance

Symbol	Parameter	Conditions	T _A = +25°C	Units
			Typical	
C _{IN}	Input Capacitance	V _{CC} = 1.8V, 2.5V or 3.3V, V _I = 0V or V _{CC}	6.0	pF
C _{OUT}	Output Capacitance	V _I = 0V or V _{CC} , V _{CC} = 1.8V, 2.5V or 3.3V	7.0	pF
C _{PD}	Power Dissipation Capacitance	V _I = 0V or V _{CC} , f = 10 MHz, V _{CC} = 1.8V, 2.5V or 3.3V	20.0	pF

AC Loading and Waveforms ($V_{CC} 3.3V \pm 0.3V$ to $1.8V \pm 0.15V$)




FIGURE 1. AC Test Circuit




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic




FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic




FIGURE 5. Propagation Delay, Pulse Width and t_REC Waveforms




FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

Symbol	V_{CC}		
	$3.3V \pm 0.3V$	$2.5V \pm 0.2V$	$1.8V \pm 0.15V$
V_{mi}	1.5V	$V_{CC}/2$	$V_{CC}/2$
V_{mo}	1.5V	$V_{CC}/2$	$V_{CC}/2$
V_X	$V_{OL} + 0.3V$	$V_{OL} + 0.15V$	$V_{OL} + 0.15V$
V_Y	$V_{OH} - 0.3V$	$V_{OH} - 0.15V$	$V_{OH} - 0.15V$

AC Loading and Waveforms ($V_{CC} 1.5V \pm 0.1V$)




FIGURE 7. AC Test Circuit




FIGURE 8. Waveform for Inverting and Non-Inverting Functions




FIGURE 9. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 10. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V_{CC}
	$1.5V \pm 0.1V$
V_{mi}	$V_{CC}/2$
V_{mo}	$V_{CC}/2$
V_X	$V_{OL} + 0.1V$
V_Y	$V_{OH} - 0.1V$

Physical Dimensions inches (millimeters) unless otherwise noted


NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC MO-205
- B. ALL DIMENSIONS IN MILLIMETERS
- C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
.35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
- D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA54RevD

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
Package Number BGA54A
(Preliminary)

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



MTD48REVC

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com