INTEGRATED CIRCUITS

DATA SHEET



74ALS74ADual D-type flip-flop with set and reset

Product specification

1996 Jul 01

IC05 Data Handbook





Dual D-type flip-flop with set and reset

74ALS74A

DESCRIPTION


The 74ALS74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set $(\overline{S}D)$ and reset $(\overline{R}D)$ are asynchronous active-Low inputs and operate independently of the clock input. When set and reset are inactive (High), data at the D input is transferred to the Q and \overline{Q} outputs on the Low-to-High transition of the clock. Data must be stable just one setup time prior to the Low-to-High transition of the clock for predictable operation. Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. Following the hold time interval, data at the D input may be changed without affecting the levels of the output.

	TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
I	74ALS74A	150MHz	3.0mA

ORDERING INFORMATION

	ORDER CODE	DRAWING NUMBER	
DESCRIPTION	COMMERCIAL RANGE V_{CC} = 5V ±10%, T_{amb} = 0°C to +70°C		
14-pin plastic DIP	74ALS74AN	SOT27-1	
14-pin plastic SO	74ALS74AD	SOT108-1	
14-pin plastic SSOP Type II	74ALS74ADB	SOT337-1	

PIN CONFIGURATION




INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74ALS (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0, D1	Data inputs	1.0/2.0	20μA/0.2mA
CP0, CP1	Clock inputs (active rising edge)	1.0/2.0	20μA/0.2mA
SD0, SD1	Set inputs (active-Low)	2.0/4.0	40μA/0.4mA
RD0, RD1	Reset inputs (active-Low)	2.0/4.0	40μA/0.4mA
Q0, Q1, Q0, Q1	Data outputs	20/80	0.4mA/8mA

 $\textbf{NOTE:} \quad \text{One (1.0) ALS unit load is defined as: } 20 \mu \text{A in the High state and 0.1mA in the Low state.}$

LOGIC SYMBOL




IEC/IEEE SYMBOL



Dual D-type flip-flop with set and reset

74ALS74A

LOGIC DIAGRAM



FUNCTION TABLE

	INP	JTS		OUTI	PUTS	OPERATING
SD	RD	СР	D	Q	Q	MODE
L	Н	Х	Х	Н	L	Asynchronous set
Н	L	Х	Х	L	Н	Asynchronous reset
L	L	Х	Х	Н	Н	Undetermined*
Н	Н	1	h	Н	L	Load "1"
Н	Н	1	Ī	L	Н	Load "0"
Н	Н	1	Х	NC	NC	Hold

High voltage level

High state must be present one setup time prior to

Low-to-High clock transition

Low voltage level

Low voltage rever Low state must be present one setup time prior to Low-to-High clock transition No change from the previous setup

Don't care

Low-to-High clock transition

Not Low-to-High clock transition

Both outputs will be High while both SD and RD are Low, but the output states are unpredictable if SD and RD go

High simultaneously

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	–0.5 to V _{CC}	V
I _{OUT}	Current applied to output in Low output state	16	mA
T _{amb}	Operating free-air temperature range	0 to +70	°C
T _{stg}	Storage temperature range	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		UNIT			
STWIBUL	PARAMETER	MIN	NOM	MAX	UNII	
V _{CC}	Supply voltage	4.5	5.0	5.5	V	
V _{IH}	High-level input voltage	2.0			V	
V _{IL}	Low-level input voltage			0.8	V	
I _{Ik}	Input clamp current			-18	mA	
I _{OH}	High-level output current			-0.4	mA	
I _{OL}	Low-level output current			8	mA	
T _{amb}	Operating free-air temperature range	0		+70	°C	

1996 Jul 01 3

Dual D-type flip-flop with set and reset

74ALS74A

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹		LIMITS			UNIT
STWIBUL					MIN	TYP ²	MAX	UNIT
V _{OH}	High-level output voltage		$V_{CC} = \pm 10\%,$ $V_{IL} = MAX, V_{IH} = MIN$	I _{OH} = MAX	V _{CC} – 2			V
\ \ \	Low lovel output voltogo		V _{CC} = MIN, V _{IL} = MAX,	$I_{OL} = 4mA$		0.25	0.40	V
V _{OL}	Low-level output voltage		$V_{IH} = MIN$	$I_{OL} = 8mA$		0.35	0.50	V
V _{IK}	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$			-0.73	-1.5	V
	Input current at maximum input	Dn, CPn	$V_{CC} = MAX, V_I = 7.0V$				0.1	mA
<u> </u>	voltage	SDn, RDn					0.2	mA
	High Javalianut aumant	Dn, CPn	V MAY V 0.7V			20	μА	
Iн	High-level input current SDn, RDn		$V_{CC} = MAX, V_I = 2.7V$				40	μА
	Lavo lavaliamot aumant	Dn, CPn	V	AN			-0.2	mA
¹ 1∟	Low-level input current SDn, RDn		$V_{CC} = MAX, V_I = 0.4V$				-0.4	mA
Io	Output current ³		$V_{CC} = MAX$, $V_O = 2.25V$	7.0	-30		-112	mA
Icc	Supply current (total) ⁴		V _{CC} = MAX	11.		3.0	4.0	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
 All typical values are at V_{CC} = 5V, T_{amb} = 25°C.
 The output conditions have been chosen to produce a current that closely approximates one half of the true short–circuit output current, I_{OS}.
 Measure I_{CC} with the Dn, CPn, and SDn grounded, then with Dn, CPn, and RDn grounded.

AC ELECTRICAL CHARACTERISTICS

			LIM	ITS	
SYMBOL	PARAMETER	TEST CONDITION	T _{amb} = 0°C V _{CC} = +5. C _L = 50pF,	C to +70°C 0V ± 10% R _L = 500Ω	UNIT
			MIN	MAX	
f _{max}	Maximum clock frequency	Waveform 1	80		MHz
t _{PLH} t _{PHL}	Propagation delay CPn to Qn or Qn	Waveform 1	3.0 3.0	14.0 14.0	ns
t _{PLH} t _{PHL}	Propagation delay \overline{S} Dn or \overline{R} D to \overline{Q} n	Waveform 2, 3	1.0 3.0	8.0 10.0	ns

AC SETUP REQUIREMENTS

			LIM		
SYMBOL	PARAMETER	TEST CONDITION	T _{amb} = 0°0 V _{CC} = +5. C _L = 50pF,	UNIT	
			MIN	MAX	
t _{su} (H) t _{su} (L)	Setup time, High or Low Dn to CPn	Waveform 1	6.0 6.0		ns
t _h (H) t _h (L)	Hold time, High or Low Dn to CPn	Waveform 1	0.0 0.0		ns
t _w (H) t _w (L)	CPn Pulse width High or Low	Waveform 1	6.0 6.0		ns
t _w (L)	SDn or RDn Pulse width, Low	Waveform 2, 3	6.0		ns
t _{rec}	Recovery time, SDn or RDn to CPn	Waveform 2, 3	6.0		ns

1996 Jul 01 4


Dual D-type flip-flop with set and reset

74ALS74A


AC WAVEFORMS

For all waveforms, $V_M = 1.3V$.


The shaded areas indicate when the input is permitted to change for predictable output performance.



Waveform 1. Propagation Delay for Data to Output, Data Setup and Hold Times, Clock Width, and Maximum Clock Frequency



Waveform 2. Propagation Delay for Set to Output, Set Pulse Width and Recovery Time for Set to Clock




Waveform 3. Propagation Delay for Reset to Output, Reset Pulse Width and Recovery Time for Reset to Clock

Dual D-type flip-flop with set and reset

74ALS74A

TEST CIRCUIT AND WAVEFORMS



Dual D-type flip-flop with set and reset

74ALS74A



Data Sheet Identification	Product Status	Definition
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS
Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, devi or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1997 All rights reserved. Printed in U.S.A.

Let's make things better.







Dual D-type flip-flop with set and reset

74ALS74A

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



Dual D-type flip-flop with set and reset

74ALS74A

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



Dual D-type flip-flop with set and reset

74ALS74A

NOTES

