

April 2001 Revised June 2002

## 74LCX32244

# Low Voltage 32-Bit Buffer/Line Driver with 5V Tolerant Inputs and Outputs

## **General Description**

The LCX32244 contains thirty-two non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 32-bit operation.

The LCX32244 is designed for low voltage (2.5V or 3.3V)  $V_{CC}$  applications with capability of interfacing to a 5V signal environment.

The LCX32244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

### **Features**

- 5V tolerant inputs and outputs
- 2.3V-3.6V V<sub>CC</sub> specifications provided
- $\blacksquare$  4.5 ns  $t_{PD}$  max (V  $_{CC}$  = 3.0V), 20  $\mu A$   $I_{CC}$  max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- $\blacksquare$  ±24 mA output drive (V<sub>CC</sub> = 3.0V)
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V

■ Packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

Note 1: To ensure the high-impedance state during power up or down  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.


## **Ordering Code:**

Order Number	Pa	ckage Numl	ber	Package Description
74LCX32244G		BGA96A		96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
(Note 2)(Note 3)				

Note 2: Ordering code "G" indicates Trays

Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

## **Logic Symbol**



## **Connection Diagram**

	1	2	3	4	5	6
Α	0	0	0	0	0	0
В	O	0	Ó	Ó	Ö	0
ပ	0	0	0	0	0	0
D	0	0	0	0	0	0
ш	0	0	0	0	0	0
ъ	0	0	0	0	0	0
G	0	0	0	0	0	0
I	0	0	0	0	0	0
٦	0	0	0	0	О	0
¥	0	0	0	0	0	0
٦	0	0	0	0	0	0
Σ	0	0	0	0	0	O
z	0	0	O	0	0	Q
Ь	0	0	0	0	0	0
Я	0	0	0	0	0	0
$\vdash$	0	0	0	0	0	0

(Top Thru View)

## **Functional Description**

The LCX32244 contains thirty-two non-inverting buffers with 3-STATE standard outputs. The device is nibble (4-bits) controlled with each nibble functioning identically, (4-bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 32-bit operation. The 3-STATE outputs are controlled by an Output Enable  $(\overline{OE}_n)$  input for each nibble. When  $\overline{OE}_n$  is LOW, the outputs are in 2-state mode. When  $\overline{OE}_n$  is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

## **Pin Descriptions**

Pin Names	Description
<del>OE</del> n	Output Enable Input (Active LOW)
I <sub>0</sub> -I <sub>31</sub>	Inputs
O <sub>0</sub> -O <sub>31</sub>	Outputs

## **FBGA Pin Assignments**


	1	2	3	4	5	6
Α	O <sub>1</sub>	O <sub>0</sub>	OE <sub>1</sub>	ŌE <sub>2</sub>	I <sub>0</sub>	I <sub>1</sub>
В	O <sub>3</sub>	02	GND	GND	l <sub>2</sub>	l <sub>3</sub>
С	O <sub>5</sub>	04	V <sub>CC</sub>	V <sub>CC</sub>	I <sub>4</sub>	I <sub>5</sub>
D	O <sub>7</sub>	O <sub>6</sub>	GND	GND	I <sub>6</sub>	l <sub>7</sub>
E	O <sub>9</sub>	Ο <sub>8</sub>	GND	GND	I <sub>8</sub>	l <sub>9</sub>
F	0 <sub>11</sub>	O <sub>10</sub>	Vcc	V <sub>CC</sub>	I <sub>10</sub>	I <sub>11</sub>
G	O <sub>13</sub>	0 <sub>12</sub>	GND	GND	I <sub>12</sub>	I <sub>13</sub>
Н	O <sub>14</sub>	O <sub>15</sub>	OE <sub>4</sub>	OE <sub>3</sub>	I <sub>15</sub>	I <sub>14</sub>
J	O <sub>17</sub>	O <sub>16</sub>	OE <sub>5</sub>	OE <sub>6</sub>	I <sub>16</sub>	I <sub>17</sub>
K	O <sub>19</sub>	0 <sub>18</sub>	GND	GND	I <sub>18</sub>	I <sub>19</sub>
L	O <sub>21</sub>	O <sub>20</sub>	Vcc	V <sub>CC</sub>	I <sub>20</sub>	l <sub>21</sub>
M	O <sub>23</sub>	O <sub>22</sub>	GND	GND	l <sub>22</sub>	l <sub>23</sub>
N	O <sub>25</sub>	O <sub>24</sub>	GND	GND	l <sub>24</sub>	l <sub>25</sub>
P	O <sub>27</sub>	O <sub>26</sub>	V <sub>CC</sub>	V <sub>CC</sub>	I <sub>26</sub>	l <sub>27</sub>
R	O <sub>29</sub>	O <sub>28</sub>	GND	GND	l <sub>28</sub>	I <sub>29</sub>
Т	O <sub>30</sub>	O <sub>31</sub>	OE <sub>8</sub>	OE <sub>7</sub>	I <sub>31</sub>	I <sub>30</sub>


## **Truth Table**

Inpi	uts	Outputs
OE <sub>n</sub>	I <sub>n</sub>	O <sub>n</sub>
L	L	L
L	Н	Н
Н	X	Z

- H = HIGH Voltage Leve
- L = LOW Voltage Level
  X = Immaterial (HIGH or LOW, inputs may not float)
  Z = High Impedance

## **Logic Diagrams**





Absolute Maximum Ratings(Note 4)									
Symbol	Parameter	Value	Conditions	Units					
V <sub>CC</sub>	Supply Voltage	-0.5 to +7.0		V					
V <sub>I</sub>	DC Input Voltage	-0.5 to +7.0		V					
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V					
		$-0.5$ to $V_{CC} + 0.5$	Output in HIGH or LOW State (Note 5)	V					
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA					
lok	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA					
		+50	V <sub>O</sub> > V <sub>CC</sub>	IIIA					
Io	DC Output Source/Sink Current	±50		mA					
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100		mA					
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100		mA					
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C					

## **Recommended Operating Conditions** (Note 6)

Symbol	Parameter		Min	Max	Units
V <sub>CC</sub>	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
V <sub>I</sub>	Input Voltage	2 1 3 T	0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V <sub>CC</sub>	V
		3-STATE	0	5.5	•
I <sub>OH</sub> /I <sub>OL</sub>	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T <sub>A</sub>	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V-2.0V$ , $V_{CC} = 3.0V$		0	10	ns/V

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: Io Absolute Maximum Rating must be observed.

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

## **DC Electrical Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = -40°C	to +85°C	Units
Symbol	Farameter	Conditions	(V)	Min Max		Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		V
V <sub>IL</sub>	LOW Level Input Voltage		2.3 – 2.7		0.7	٧
			2.7 – 3.6		0.8	V
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 – 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.3 – 3.6		0.2	
		$I_{OL} = 8 \text{ mA}$	2.3		0.6	
		I <sub>OL</sub> = 12 mA	2.7		0.4	V
		I <sub>OL</sub> = 16 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
l <sub>l</sub>	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μΑ
l <sub>oz</sub>	3-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.3 – 3.6		±5.0	^
		$V_I = V_{IH}$ or $V_{IL}$	2.3 – 3.0		±5.0	μΑ
I <sub>OFF</sub>	Power-Off Leakage Current	$V_{1} \text{ or } V_{O} = 5.5 V$	0		10	μΑ

## DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>cc</sub>	T <sub>A</sub> = -40°	C to +85°C	Units
Cyllibol	i arameter	Conditions	(V)	Min	Max	Onito
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		20	μА
		$3.6V \le V_1, V_0 \le 5.5V \text{ (Note 7)}$	2.3 – 3.6		±20	μΛ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μΑ

Note 7: Outputs disabled or 3-STATE only.

## **AC Electrical Characteristics**

0	Parameter	V <sub>CC</sub> = 3.3	3V ± 0.3V	V <sub>CC</sub> = 2.7V C <sub>L</sub> = 50 pF		$V_{CC} = 2.5V \pm 0.2V$ $C_L = 30 \text{ pF}$		Units
Symbol	Faranietei	C <sub>L</sub> =	50 pF					
		Min	Max	Min	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	1.0	4.5	1.0	5.2	1.0	5.4	ns
$t_{PLH}$	Data to Output	1.0	4.5	1.0	5.2	1.0	5.4	115
t <sub>PZL</sub>	Output Enable Time	1.0	5.5	1.0	6.3	1.0	7.2	ns
$t_{PZH}$		1.0	5.5	1.0	6.3	1.0	7.2	115
t <sub>PLZ</sub>	Output Disable Time	1.0	5.4	1.0	5.7	1.0	6.5	ns
t <sub>PHZ</sub>		1.0	5.4	1.0	5.7	1.0	6.5	115

## Dynamic Switching Characteristics

Symbol	Parameter	Conditions		Conditions	V <sub>CC</sub>	$T_A = 25^{\circ}C$	Units
Symbol	Faranietei			Conditions	(V)	Typical	Units
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	C <sub>L</sub> =	50 pF	$V_{IH} = 3.3V, V_{IL} = 0V$	3.3	0.8	V
		C <sub>L</sub> =	30 pF	$V_{IH} = 2.5V, V_{IL} = 0V$	2.5	0.6	V
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	C <sub>L</sub> =	50 pF	$V_{IH} = 3.3V, V_{IL} = 0V$	3.3	-0.8	V
		C <sub>t</sub> =	30 pF	$V_{IH} = 2.5 V, V_{IL} = 0 V$	2.5	-0.6	v

## Capacitance

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$ , $f = 10$ MHz	20	pF

## AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit ( $C_L$  includes probe and jig capacitance)


Test	Switch	
t <sub>PLH</sub> , t <sub>PHL</sub>	Open	
t <sub>PZL</sub> , t <sub>PLZ</sub>	6V at $V_{CC} = 3.3 \pm 0.3$ V, and 2.7V $V_{CC}$ x 2 at $V_{CC} = 2.5 \pm 0.2$ V	
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND	




**Waveform for Inverting and Non-Inverting Functions** 




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and t<sub>rec</sub> Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic





FIGURE 2. Waveforms (Input Characteristics; f =1MHz,  $t_r = t_f = 3ns$ )

Symbol	V <sub>CC</sub>			
	$3.3V \pm 0.3V$	2.7V	2.5V ± 0.2V	
V <sub>mi</sub>	1.5V	1.5V	V <sub>CC</sub> /2	
$V_{mo}$	1.5V	1.5V	V <sub>CC</sub> /2	
V <sub>x</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	
V <sub>y</sub>	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V	



#### NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- **B. ALL DIMENSIONS IN MILLIMETERS**
- C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
  .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
  D. DRAWING CONFORMS TO ASME Y14.5M-1994

#### BGA96ArevE

#### 96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA96A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com