FAIRCHILD

SEMICONDUCTOR

74FR2244 **Octal Buffer/Line Driver** with 25 Ω Series Resistors in the Outputs

General Description

The 74FR2244 is a non-inverting octal buffer and line driver designed to drive capacitive inputs of MOS memory devices, address and clock lines or act as a low undershoot general purpose bus driver.

Features

■ 3-STATE outputs drive bus lines or buffer memory address registers

June 1991

Revised August 1999


- Outputs sink 12 mA and source 15 mA
- 25Ω series resistors in outputs eliminate the need for external resistors
- Designed to drive the capacitive inputs of MOS devices

AN

Ordering Code:

Ordering Code:		75 34 10				
Order Number	Package Number	Package Description				
74FR2244SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide				
74FR2244SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
74FR2244PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide				
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.						

Connection Diagram



Pin Descriptions

Pin Names	Description
$\overline{\text{OE}}_1, \overline{\text{OE}}_2$	Output Enable Input (Active-LOW)
I ₀ —I ₇	Inputs
$\overline{O}_0 - \overline{O}_7$	Outputs

Truth Tables

Inp	uts	Outputs
OE ₁	I _n	(Pins 12, 14, 16, 18)
L	L	L
L	Н	н
н	Х	Z
Inputs		Outputs
OE ₂	I _n	(Pins 3, 5, 7, 9)
OE ₂	l _n L	(Pins 3, 5, 7, 9) L
OE ₂ L	l _n L H	(Pins 3, 5, 7, 9) L H

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

Z = High Impedance

74FR2244

Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to V_{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	Twice the Rated I _{OL} (mA)
ESD Last Passing Voltage (Min)	4000V

Recommended Operating Conditions

Free Air Ambient Temperature	0°C to +70°C
Supply Voltage	+4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Note 2: Either voltage limit or current limit is sufficient to protect inputs.

·····

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	Vcc	Conditions
VIH	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	2.4		NY .	V	Min	I _{OH} = -3 mA
		2.0		-	V	Min	I _{OH} = -15 mA
V _{OL}	Output LOW Voltage			0.5	V	Min	I _{OL} = 1 mA
				0.75	V	Min	I _{OL} = 12 mA
I _{IH}	Input HIGH Current			5	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current			7	μΑ	Max	V _{IN} = 7.0V
	Breakdown Test						
IIL	Input LOW Current			-150	μΑ	Max	$V_{IN} = 0.5V$
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA
							All Other Pins Grounded
I _{OD}	Output Circuit Leakage Current			3.75	μΑ	0.0	V _{IOD} = 150 mV
							All Other Pins Grounded
I _{OZH}	Output Leakage Current			20	μΑ	Max	V _{OUT} = 2.7V
I _{OZL}	Output Leakage Current			-20	μΑ	Max	$V_{OUT} = 0.5V$
l _{os}	Output Short-Circuit Current	-100		-225	mA	Max	V _{OUT} = 0.0V
I _{CEX}	Output HIGH Leakage Current			50	μΑ	Max	V _{OUT} = V _{CC}
I _{ZZ}	Bus Drainage Test			100	μΑ	0.0	V _{OUT} = 5.25V
I _{CCH}	Power Supply Current			40	mA	Max	All Outputs HIGH
I _{CCL}	Power Supply Current			70	mA	Max	All Outputs LOW
I _{ccz}	Power Supply Current			46	mA	Max	Outputs 3-STATE

AC Electrical Characteristics

Symbol			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$		Units		
	Parameter						
			$C_L = 50 \ pF$		$C_L = 50 \ pF$		Units
		Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	1.0	2.6	4.4	1.0	4.4	ns
t _{PHL}		1.0	1.8	4.4	1.0	4.4	115
t _{PZH}	Output Enable Time	2.5	4.8	7.1	2.5	7.1	
t _{PZL}		2.5	3.9	7.1	2.5	7.1	ns
t _{PHZ}	Output Disable Time	1.6	3.7	6.4	1.6	6.4	ns
t _{PLZ}		1.6	3.6	6.4	1.6	6.4	115


Extended AC Electrical Characteristics

Symbol	Parameter	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$ Eight Outputs Switching (Note 3)		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 250 \text{ pF}$ (Note 4)		Units
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay	1.0	5.9	2.7	9.7	ns
t _{PHL}		1.0	5.9	2.7	9.7	110
t _{PZH}	Output Enable Time	2.5	8.0			ns
t _{PZL}		2.5	8.0			113
t _{PHZ}	Output Disable Time	1.6	7.0			ns
t _{PLZ}		1.6	7.0			115
t _{OSHL}	Pin-to-Pin Skew		1.5			ns
	for HL Transitions (Note 5)		1.5			115
t _{OSLH}	Pin-to-Pin Skew		1.5			
	for LH Transitions (Note 5)		1.5			ns
t _{OST}	Pin-to-Pin Skew		2.0			
	for HL/LH Transitions (Note 5)		3.0			ns

Note 3: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase, i.e., all LOW-to-HIGH, HIGH-to-LOW, 3-STATE-to-HIGH, etc. Note 4: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.


Note 5: Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW, (t_{OSHL}), LOW-to-HIGH, (t_{OSLH}), or HIGH-to-LOW and/or LOW-to-HIGH, (t_{OST}). Specifications guaranteed with all outputs switching in phase.

74FR2244



www.fairchildsemi.com

4



5

www.fairchildsemi.com