FAIRCHILD

SEMICONDUCTOR

74ACTQ04 Quiet Series[™] Hex Inverter

General Description

The ACTQ04 contains six inverters and utilizes Fairchild Quiet Series™ technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior ACMOS performance. August 1990 Revised February 2005


Features

- I_{CC} reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Improved latch-up immunity
- Outputs source/sink 24 mA
- Has TTL-compatible inputs

Ordering Code:

Order Number	Package Number						
74ACTQ04SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow					
74ACTQ04SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide					
74ACTQ04MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide					
74ACTQ04PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide					
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.							

Pb-Free package per JEDEC J-STD-020B.



Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V	Conditions				
DC Input Diode Current (I _{IK})		Supply Voltage (V _{CC})	4.5V to 5.5V			
$V_{I} = -0.5V$	–20 mA	Input Voltage (V _I)	0V to V _{CC}			
$V_I = V_{CC} + 0.5V$	+20 mA	Output Voltage (V _O)	0V to V _{CC}			
DC Input Voltage (VI)	–0.5V to V _{CC} + 0.5V	Operating Temperature (T _A)	-40°C to +85°C			
DC Output Diode Current (I _{OK})		Minimum Input Edge Rate (ΔV/Δt)	125 mV/ns			
$V_0 = -0.5V$	–20 mA	V _{IN} from 0.8V to 2.0V				
$V_O = V_{CC} + 0.5V$	+20 mA	V _{CC} @ 4.5V, 5.5V				
DC Output Voltage (V _O)	–0.5V to V _{CC} + 0.5V					
DC Output Source						
or Sink Current (I _O)	±50 mA					
DC V_{CC} or Ground Current						
per Output Pin (I _{CC} or I _{GND})	± 50 mA					
Storage Temperature (T _{STG})	-65°C to +150°C					
DC Latch-up Source		power supply, temperature, and output/input loa	ading variables. Fairchild			
or Sink Current	± 300 mA	does not recommend operation outside of databout	ok specifications.			
Junction Temperature (T _J)		3. 33. 1.				
PDIP	140°C	A 38 - 1				
		AT C				
DC Electrical Charact	$\begin{array}{cccccccccccccccccccccccccccccccccccc$					

Recommended Operating Conditions

Supply Voltage (V _{CC})	4.5V to 5.5V
Input Voltage (V _I)	0V to V _{CC}
Output Voltage (V _O)	0V to V_{CC}
Operating Temperature (T _A)	-40°C to +85°C
Minimum Input Edge Rate ($\Delta V / \Delta t$)	125 mV/ns
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	

o	Parameter	V _{CC} T _A = +2 (V) Typ		25°C	5°CT _A = -40°C to +85°C			
Symbol				Guaranteed Limits		Units	Conditions	
V _{IH}	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$	
V _{IL}	Maximum LOW Level	4.5	1.5	0.8	0.8	v	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$	
V _{OH}	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 μA	
	Output Voltage	5.5	5.49	5.4	5.4	v	100120 mA	
							$V_{IN} = V_{IL} or V_{IH}$	
		4.5		3.86	3.76	V	I _{OH} = -24 mA	
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 2)	
V _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA	
	Output Voltage	5.5	0.001	0.1	0.1	v	1 _{OUT} = 50 μA	
							$V_{IN} = V_{IL} or V_{IH}$	
		4.5		0.36	0.44	V	I _{OL} = 24 mA	
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)	
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μA	$V_I = V_{CC}, GND$	
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min	
I _{CC}	Maximum Quiescent Supply Current	5.5		2.0	20.0	μA	$V_{IN} = V_{CC} \text{ or } GND$	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	1.1	1.5		V	Figure 1, Figure 2	
							(Note 4)(Note 5)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.6	-1.2		V	Figure 1, Figure 2	
							(Note 4)(Note 5)	
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	5.0	1.9	2.2		V	(Note 4)(Note 6)	
V _{IID}	Maximum LOW Level Dynamic Input Voltage	5.0	1.2	0.8		V	(Note 4)(Note 6)	

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: DIP package.

Note 5: Max number of outputs defined as (n). Data inputs are 0V to 3V. One output @ GND.

Note 6: Max number of data inputs (n) switching. (n-1) inputs switching 0V to 3V Input-under-test switching: 3V to threshold (V ILD),

0V to threshold (V_{IHD}), f = 1 MHz.

AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	T _A = +25°C C _L = 50 pF			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
		(Note 7)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay Data to Output	5.0	2.0	6.5	7.5	2.0	8.0	ns
t _{PHL}	Propagation Delay Data to Output	5.0	2.0	6.5	7.5	2.0	8.0	ns
t _{OSHL} t _{OSLH}	Output to Output Skew (Note 8)	5.0		0.5	1.0		1.0	ns

Note 7: Voltage Range 5.0 is 5.0V \pm 0.5V.

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

~ - 14

74ACTQ04

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of $FACT^{TM}$.

Equipment:


Hewlett Packard Model 8180A Word Generator

PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, $500 \Omega.$
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.



 v_{OHV} and v_{OLP} are measured with respect to ground reference. Input pulses have the following characteristics: f = 1 MHz, t_r = 3 ns, t_f = 3 ns, skew < 150 ps.

FIGURE 1. Quiet Output Noise Voltage Waveforms

 Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.

V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV} :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50 Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case transition for active and enable. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case transition.for active and enable
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.
- V_{ILD} and V_{IHD} :
- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next decrease the input HIGH voltage level, V_{IH}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.







FIGURE 2. Simultaneous Switching Test Circuit







⁷⁴ACTQ04

