

March 1995 Revised June 2002

74LCX16500

Low Voltage 18-Bit Universal Bus Transceivers with 5V Tolerant Inputs and Outputs

General Description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and $\overline{\text{OEBA}}$), latch-enable (LEAB and LEBA), and clock ($\overline{\text{CLKAB}}$ and $\overline{\text{CLKBA}}$) inputs.

The LCX16500 is designed for low voltage (2.5V or 3.3V) $V_{\rm CC}$ applications with the capability of interfacing to a 5V signal environment.

The LCX16500 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power.

Features

- 5V tolerant inputs and outputs
- 2.3V-3.6V V_{CC} specifications provided
- 6.0 ns t_{PD} max ($V_{CC} = 3.3V$), 20 $\mu A I_{CC}$ max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- \blacksquare ±24 mA output drive (V_{CC} = 3.0V)
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V

Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} and OE tied to GND through a resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74LCX16500G (Note 2)(Note 3)	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74LCX16500MEA (Note 3)	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCX16500MTD (Note 3)	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: Ordering code "G" indicates Trays.


Note 3: Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

Connection Diagrams

Pin Assignment for SSOP and TSSOP

		, ,	-	ı
OEAB —	1	\cup	56	— GND
LEAB —	2		55	-CLKAB
A ₁ —	3		54	— В ₁
GND —	4		53	— GND
A ₂ —	5		52	—в ₂
A ₃ —	6		51	— В ₃
v _{cc} —	7		50	— v _{cc}
Α4	8		49	— В ₄
A ₅ —	9		48	— в ₅
A ₆ —	10		47	— в ₆
GND —	11		46	— GND
A ₇ —	12		45	— в ₇
A ₈ —	13		44	—в ₈
A ₉ —	14		43	— B ₉
A ₁₀ —	15		42	— В _{1 О}
A _{1 1} —	16		41	— В _{1 1}
A ₁₂ —	17		40	— В ₁₂
GND —	18		39	— GND
A ₁₃ —	19		38	— В _{1 3}
A ₁₄ —	20		37	— В _{1 4}
A ₁₅ —	21		36	— В ₁₅
v _{cc} —	22		35	— v _{сс}
A ₁₆ —	23		34	— В _{1 6}
A ₁₇ —	24		33	—B ₁₇
GND —	25		32	— GND
A ₁₈ —	26		31	-B _{1.8}
OEBA —	27		30	— CLKBA
LEBA —	28		29	— GND

Pin Assignment for FBGA



(Top Thru View)

Pin Descriptions

Pin Names	Description
A ₁ - A ₁₈	Data Register A Inputs/3-STATE Outputs
B ₁ - B ₁₈	Data Register B Inputs/3-STATE Outputs
CLKAB, CLKBA	Clock Pulse Inputs
LEAB, LEBA	Latch Enable Inputs
OEBA, OEBA	Output Enable Inputs

FBGA Pin Assignments

	1	2	3	4	5	6
Α	A ₂	A ₁	OEAB	GND	B ₁	B ₂
В	A ₄	A ₃	LEAB	CLKAB	B ₃	B ₄
С	A ₆	A ₅	V _{CC}	V _{CC}	B ₅	B ₆
D	A ₈	A ₇	GND	GND	B ₇	B ₈
E	A ₁₀	A ₉	GND	GND	B ₉	B ₁₀
F	A ₁₂	A ₁₁	GND	GND	B ₁₁	B ₁₂
G	A ₁₄	A ₁₃	V _{CC}	V _{CC}	B ₁₃	B ₁₄
н	A ₁₆	A ₁₅	OEBA	CLKBA	B ₁₅	B ₁₆
JA	A ₁₇	A ₁₈ (LEBA	GND	B ₁₈	B ₁₇

Truth Table (Note 4)

		Inputs				
	OEAB	LEAB	CLKAB	A _n	B _n	
ì	Ĺ	Χ	Χ	Х	Z	
	Н	Н	Χ	L	L	
	Н	Н	Χ	Н	Н	
	Н	L	\downarrow	L	L	
	Н	L	\downarrow	Н	Н	
	Н	L	Н	X	B ₀ (Note 5)	
	Н	L	L	Χ	B ₀ (Note 6)	

Note 4: A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.


Note 5: Output level before the indicated steady-state input conditions were established

Note 6: Output level before the indicated steady-state input conditions were established, provided that CLKAB was LOW before LEAB went LOW.

Functional Description

For A-to-B data flow, the LCX16500 operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if $\overline{\text{CLKAB}}$ is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of $\overline{\text{CLKAB}}$. Output-enable OEAB is active-HIGH. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high impedance state.

 $\overline{\text{Data}}$ flow for B to $\overline{\text{A}}$ is similar to that of A to B but uses $\overline{\text{OEBA}}$, LEBA, and $\overline{\text{CLKBA}}$. The output enables are complementary (OEAB is active HIGH and $\overline{\text{OEBA}}$ is active LOW).



Absolute Maximum Ratings(Note 7) Symbol Parameter Value Conditions Units V_{CC} Supply Voltage -0.5 to +7.0 DC Input Voltage -0.5 to +7.0 ٧ DC Output Voltage Output in 3-STATE -0.5 to +7.0 ٧ Output in HIGH or LOW State (Note 8) -0.5 to $V_{CC} + 0.5$ V_I < GND DC Input Diode Current -50 mΑ DC Output Diode Current -50 V_O < GND I_{OK} mΑ $V_{O} > V_{CC}$ +50 DC Output Source/Sink Current ±50 mΑ I_{O} DC Supply Current per Supply Pin ±100 mΑ I_{CC}

±100

-65 to +150

mΑ

°С

Recommended Operating Conditions

DC Ground Current per Ground Pin

Storage Temperature

(Note 9)

 I_{GND}

 $\mathsf{T}_{\mathsf{STG}}$

Symbol	Parameter		Min	Max	Units
V _{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
V _I	Input Voltage	12 13	0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V
		3-STATE	0	5.5	v
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V - 3.0V$		±24	
		$V_{CC} = 2.7V - 3.0V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T _A	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V-2.0V$, $V_{CC} = 3.0V$		0	10	ns/V

Note 7: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 8: I_O Absolute Maximum Rating must be observed.

Note 9: Unused (inputs or I/O's) must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	v _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Cyllibol		Conditions	(V)	Min	Max	Uillis
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		V
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 – 3.6		0.8	v
V _{он}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 – 3.6	V _{CC} - 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.3 – 3.6		0.2	
		$I_{OL} = 8 \text{ mA}$	2.3		0.6	V
		$I_{OL} = 12 \text{ mA}$	2.7		0.4	
		I _{OL} = 16 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
ı	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μΑ
OZ	3-STATE I/O Leakage	0 ≤ V _O ≤ 5.5V	22.26		15.0	
		$V_I = V_{IH}$ or V_{IL}	2.3 – 3.6		±5.0	μΑ
OFF	Power-Off Leakage Current	V _I or V _O = 5.5V	0		10	μΑ

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	v _{cc}	T _A = -40°0	C to +85°C	Units
- Cyllibol	T diameter	Conditions	(V)	Min	Max	Onito
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		20	цΑ
		3.6V ≤ V _I , V _O ≤ 5.5V (Note 10)	2.3 – 3.6		±20	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 - 3.6		500	μΑ

Note 10: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

		$T_A = -40$ °C to $+85$ °C, $R_L = 500 \Omega$						
0	Parameter	$V_{CC} = 3.3V \pm 0.3V$		$V_{CC} = 2.7V$		$\textrm{V}_{\textrm{CC}} = \textrm{2.5V} \pm \textrm{0.2V}$		1
Symbol	Parameter	C _L =	50 pF	C _L = 50 pF		C _L =	30 pF	Units
		Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	170						MHz
t _{PHL}	Propagation Delay	1.5	6.0	1.5	7.0	1.5	7.2	ns
t _{PLH}	Bus to Bus	1.5	6.0	1.5	7.0	1.5	7.2	115
t _{PHL}	Propagation Delay	1.5	6.7	1.5	8.0	1.5	8.4	no
t _{PLH}	Clock to Bus	1.5	6.7	1.5	8.0	1.5	8.4	ns
t _{PHL}	Propagation Delay	1.5	7.0	1.5	8.0	1.5	8.4	ns
t _{PLH}	LE to Bus	1.5	7.0	1.5	8.0	1.5	8.4	115
t _{PZL}	Output Enable Time	1.5	7.2	1.5	8.2	1.5	9.4	
t _{PZH}		1.5	7.2	1.5	8.2	1.5	9.4	ns
t _{PLZ}	Output Disable Time	1.5	7.0	1.5	8.0	1.5	8.4	ns
t_{PHZ}		1.5	7.0	1.5	8.0	1.5	8.4	115
t _S	Setup Time	2.5		2.5		3.0		ns
t _H	Hold Time	1.5		1.5		2.0		ns
t _W	Pulse Width	3.0	3	3.0		3.5		ns
toshl	Output to Output Skew		1.0					
toslh	(Note 11)		1.0					ns

Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSH}), or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC}	T _A = 25°C	Units
Oymboi	r ai ailletei	Conditions	(V)	Typical	Onits
V_{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	V
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_1 = 30 \text{ pF}, V_{1H} = 2.5 \text{V}, V_{1I} = 0 \text{V}$	2.5	-0.6	V

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_{I} = 0V$ or V_{CC} , $f = 10$ MHz	20	pF

5

AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)


Test	Switch
t _{PLH} , t _{PHL}	Open
t_{PZL}, t_{PLZ}	6V at V_{CC} = 3.3 \pm 0.3V, and 2.7V V_{CC} x 2 at V_{CC} = 2.5 \pm 0.2V
t_{PZH}, t_{PHZ}	GND




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and $t_{\rm rec}$ Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic






FIGURE 2. Waveforms (Input Characteristics; f =1MHz, $t_r = t_f = 3ns$)

Symbol	V _{CC}		
	$3.3V \pm 0.3V$	2.7V	$\textbf{2.5V} \pm \textbf{0.2V}$
V _{mi}	1.5V	1.5V	V _{CC} /2
V_{mo}	1.5V	1.5V	V _{CC} /2
V _x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V
V_{y}	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V



Physical Dimensions inches (millimeters) unless otherwise noted



- A. THIS PACKAGE CONFORMS TO JEDEC M0-205


 B. ALL DIMENSIONS IN MILLIMETERS


 C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
 .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS

 D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA54ArevD

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com