

Document No.	853-1497
ECN No.	00731
Date of Issue	October 17, 1990
Status	Product Specification
ACL Products	

74AC/ACT11378

Hex D-type flip-flop with enable, positive-edge trigger

FEATURES

- Output capability: ± 24 mA
- Positive edge-triggered clock
- Common asynchronous Enable (\bar{E}) input
- 50 Ω incident wave switching
- Center-pin V_{CC} and ground configuration to minimize high-speed switching noise
- I_{CC} category: MSI

DESCRIPTION

The 74AC/ACT11378 high-performance CMOS devices combine very high speed and high output drive comparable to the most advanced TTL families.

The 74AC/ACT11378 provides six edge-triggered D-type flip-flops with individual Data inputs ($D_0 - D_5$) and Q outputs ($Q_0 - Q_5$). The flip-flops load the data on the rising edge of the common clock (CP) providing that the common Enable (\bar{E}) is held Low. When the Enable is High, the flip-flops hold their previous state.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^\circ\text{C}; \text{GND} = 0\text{V}$ $V_{CC} = 5.0\text{V}$	TYPICAL		UNIT
			AC	ACT	
t_{PLH}/t_{PHL}	Propagation delay CP to Q_n	$C_L = 50\text{pF}$	5.5	6.4	ns
C_{PD}	Power dissipation capacitance per flip-flop ¹	$f = 1\text{MHz}; C_L = 50\text{pF}$	30	31	pF
C_{IN}	Input capacitance	$V_I = 0\text{V or } V_{CC}$	4.0	4.0	pF
I_{LATCH}	Latch-up current	Per JEDEC JC40.2 Standard 17	500	500	mA
f_{MAX}	Maximum clock frequency	$C_L = 50\text{pF}$	140	130	MHz

Note:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):


$$P_D = C_{PD} \times V_{CC}^2 \times f_I + \sum (C_L \times V_{CC}^2 \times f_O) \text{ where:}$$

f_I = input frequency in MHz, C_L = output load capacitance in pF,
 f_O = output frequency in MHz, V_{CC} = supply voltage in V,
 $\sum (C_L \times V_{CC}^2 \times f_O)$ = sum of outputs


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE
20-pin plastic DIP (300mil-wide)	-40°C to +85°C	74AC11378N 74ACT11378N
20-pin plastic SOL (300mil-wide)	-40°C to +85°C	74AC11378D 74ACT11378D


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Hex D-type flip-flop with enable, positive-edge trigger

74AC/ACT11378

PIN DESCRIPTION


PIN NUMBER	SYMBOL	NAME AND FUNCTION
19, 18, 17, 14, 13, 12	$D_0 - D_5$	Data inputs
1, 2, 3, 8, 9, 10	$Q_0 - Q_5$	Data outputs
20	\bar{E}	Data enable input (active Low)
11	CP	Clock input
4, 5, 6, 7	GND	Ground (0V)
15, 16	V_{CC}	Positive supply voltage

FUNCTION TABLE

OPERATING MODE	INPUTS			OUTPUTS
	\bar{E}	CP	D_n	Q_n
Disabled input (hold)	H	\uparrow	X	NC
Load "1" (set)	L	\uparrow	h	H
Load "0" (reset)	L	\uparrow	l	L

H = High voltage level steady state
 h = High voltage level one set-up time prior to the Low-to-High clock transition
 L = Low voltage level steady state
 l = Low voltage level one set-up time prior to the Low-to-High clock transition
 X = Don't care
 NC = No Change
 \uparrow = Low-to-High clock transition

LOGIC DIAGRAM



Hex D-type flip-flop with enable, positive-edge trigger

74AC/ACT11378

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	74AC11378			74ACT11378			UNIT
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	DC supply voltage	3.0 ¹	5.0	5.5	4.5	5.0	5.5	V
V_I	Input voltage	0		V_{CC}	0		V_{CC}	V
V_O	Output voltage	0		V_{CC}	0		V_{CC}	V
$\Delta V/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
T_{amb}	Operating free-air temperature range	-40		+85	-40		+85	°C

NOTE:

1. No electrical or switching characteristics are specified at $V_{CC} < 3V$. Operation between 2V and 3V is not recommended, but within that range, a device output will maintain a previously established logic state.

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	TEST CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		-0.5 TO +7.0	V
I_{IK} or V_I	DC input diode current ²	$V_I < 0$	-20	mA
		$V_I > V_{CC}$	20	
	DC input voltage		-0.5 to $V_{CC} + 0.5$	V
I_{OK} or V_O	DC output diode current ²	$V_O < 0$	-50	mA
		$V_O > V_{CC}$	50	
	DC output voltage		-0.5 to $V_{CC} + 0.5$	V
I_O	DC output source or sink current per output pin	$V_O = 0$ to V_{CC}	±50	mA
I_{CC} or I_{GND}	DC V_{CC} current		±150	mA
	DC ground current		±150	
T_{STG}	Storage temperature		-65 to 150	°C
P_{TOT}	Power dissipation per package	Above 70°C; derate linearly by 8mW/K	500	mW
	Power dissipation per package Plastic surface mount (SO)	Above 70°C; derate linearly by 8mW/K	400	mW

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Hex D-type flip-flop with enable,
positive-edge trigger

74AC/ACT11378

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	V _{CC}	74AC11378				74ACT11378				UNIT	
				T _{amb} = +25°C		T _{amb} = -40°C to +85°C		T _{amb} = +25°C		T _{amb} = -40°C to +85°C			
				Min	Max	Min	Max	Min	Max	Min	Max		
V _{IH}	High-level input voltage		3.0	2.10		2.10						V	
			4.5	3.15		3.15		2.0		2.0			
			5.5	3.85		3.85		2.0		2.0			
V _{IL}	Low-level input voltage		3.0		0.90		0.90					V	
			4.5		1.35		1.35		0.8		0.8		
			5.5		1.65		1.65		0.8		0.8		
V _{OH}	High-level output voltage	V _I = V _{IL} or V _{IH}	I _{OH} = -50μA	3.0	2.9		2.9					V	
				4.5	4.4		4.4		4.4		4.4		
			I _{OH} = -4mA	3.0	2.58		2.48						
				4.5	3.94		3.8		3.94		3.8		
				5.5	4.94		4.8		4.94		4.8		
				5.5			3.85				3.85		
V _{OL}	Low-level output voltage	V _I = V _{IL} or V _{IH}	I _{OL} = 50μA	3.0		0.1		0.1				V	
				4.5		0.1		0.1		0.1			0.1
			I _{OL} = 12mA	3.0		0.36		0.44					
				4.5		0.36		0.44		0.36			0.44
				5.5		0.36		0.44		0.36			0.44
				5.5				1.65					1.65
I _I	Input leakage current	V _I = V _{CC} or GND	5.5		±0.1		±1.0		±0.1		±1.0	μA	
I _{CC}	Quiescent supply current	V _I = V _{CC} or GND, I _O = 0mA	5.5		8.0		80		8.0		80	μA	
ΔI _{CC}	Supply current, TTL inputs High ²	One input at 3.4V, other inputs at V _{CC} or GND	5.5						0.9		1.0	mA	

NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed 10ms.
2. This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0V or V_{CC}.

Hex D-type flip-flop with enable, positive-edge trigger

74AC/ACT11378

AC ELECTRICAL CHARACTERISTICS AT 3.3V \pm 0.3V

SYMBOL	PARAMETER	WAVEFORM	74AC11378					UNIT
			$T_{amb} = +25^{\circ}\text{C}$			$T_{amb} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		
			Min	Typ	Max	Min	Max	
f_{MAX}	Maximum clock frequency	1	90	125		90		MHz
t_{PLH} t_{PHL}	Propagation delay CP to Q_n	1	3.0 3.6	7.6 9.8	9.5 12.8	3.0 3.6	10.9 14.0	ns
t_S	Setup time, High or Low D_n to CP	1	8.0			8.0		ns
t_H	Hold time, High or Low CP to D_n	1	0.0			0.0		ns
t_S	Setup time, High or Low \bar{E} to CP	1	6.5			6.5		ns
t_H	Hold time, High or Low \bar{E} to D_n	1	0.0			0.0		ns
t_W	Clock pulse width High or Low	1	5.5			5.5		ns

AC ELECTRICAL CHARACTERISTICS AT 5.0V \pm 0.5V

SYMBOL	PARAMETER	WAVEFORM	74AC11378					UNIT
			$T_{amb} = +25^{\circ}\text{C}$			$T_{amb} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		
			Min	Typ	Max	Min	Max	
f_{MAX}	Maximum clock frequency	1	110	140		110		MHz
t_{PLH} t_{PHL}	Propagation delay CP to Q_n	1	2.4 3.0	5.0 6.0	7.0 8.8	2.4 3.0	7.7 9.7	ns
t_S	Setup time, High or Low D_n to CP	1	5.0			5.0		ns
t_H	Hold time, High or Low CP to D_n	1	0.0			0.0		ns
t_S	Setup time, High or Low \bar{E} to CP	1	4.5			4.5		ns
t_H	Hold time, High or Low \bar{E} to D_n	1	0.0			0.0		ns
t_W	Clock pulse width High or Low	1	4.5			4.5		ns


Hex D-type flip-flop with enable, positive-edge trigger

74AC/ACT11378

AC ELECTRICAL CHARACTERISTICS AT 5.0V ±0.5V

SYMBOL	PARAMETER	WAVEFORM	74ACT11378					UNIT
			T _{amb} = +25°C			T _{amb} = -40°C to +85°C		
			Min	Typ	Max	Min	Max	
f _{MAX}	Maximum clock frequency	1	100	130		100		MHz
t _{PLH} t _{PHL}	Propagation delay CP to Q _n	1	2.4 4.5	4.9 7.8	7.4 10.0	2.4 4.5	8.3 11.0	ns
t _S	Setup time, High or Low D _n to CP	1	5.0			5.0		ns
t _H	Hold time, High or Low CP to D _n	1	0.5			0.5		ns
t _S	Setup time, High or Low E to CP	1	4.5			4.5		ns
t _H	Hold time, High or Low E to D _n	1	1.0			1.0		ns
t _W	Clock pulse width High or Low	1	5.0			5.0		ns

AC WAVEFORMS




WAVEFORM CONDITIONS

	INPUTS	OUTPUTS
AC	$V_{IN} = \text{GND to } V_{CC},$ $V_M = 50\% V_{CC}$	$V_{OUT} = V_{OL} \text{ to } V_{OH}$
ACT	$V_{IN} = \text{GND to } 3.0V,$ $V_M = 1.5V$	$V_M = 50\% V_{CC}$

Hex D-type flip-flop with enable, positive-edge trigger

74AC/ACT11378

TEST CIRCUIT



Test Circuit

DEFINITIONS

C_L = Load capacitance, 50pF; includes jig and probe capacitance

R_L = Load resistor, 500 Ω

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators

Input pulses: PRR \leq 10MHz

$t_r = t_f = 3ns$