SCAS022A - D2957, JULY 1987 - REVISED APRIL 1993

 Compares Two 8-Bit Words 54AC11521 . . . J PACKAGE 74AC11521 ... DB, DW OR N PACKAGE Flow-Through Architecture Optimizes (TOP VIEW) **PCB** Layout • Center-Pin V_{CC} and GND Configurations 20 🛛 G Q1 [] Minimize High-Speed Switching Noise 19 P2 P1 [2 • EPIC ** (Enhanced-Performance Implanted Q0 [3 18 Q2 CMOS) 1-µm Process P0 🛛 17 🛛 P3 4 • 500-mA Typical Latch-Up Immunity at 125°C GND [16 🛛 Q3 5 15 V_{CC} $P = Q \Gamma$ 6 Package Options Include Plastic Small-G7 [14 P4 7 **Outline Packages, Plastic Shrink** P7 [8 13 **Q**4 Small-Outline Packages, Ceramic Chip 9 12 P5 **Carriers, and Standard Plastic and Ceramic** Q6 🛛 300-mil DIPs P6 [] 10 11 🛛 Q5 54AC11521 ... FK PACKAGE description (TOP VIEW) These identity comparators perform comparisons 8 Ρ4 on two 8-bit binary or BCD words. Also included is a $\overline{P} = Q$ totem-pole output. 2 1 20 19 P2 G 18 Q4 The 54AC11521 is characterized for operation 17 L P5 5 over the full military temperature range of - 55°C Q1 6 16L Q5 to 125°C. The 74AC11521 is characterized for P1 7 🛛 15 P6 operation from - 40°C to 85°C. 8 🛯 Q0 14 Q6 9 10 11 12 13 **FUNCTION TABLE** INPUTS GND P=Q Q7 P7 Ы OUTPUT DATA ENABLE $\mathbf{P} = \mathbf{Q}$ P, Q G logic symbol[†] P = QL Ľ P > QН L COMP 20 G P < QL Н G1 \triangleright 4 н P0 Х н 0 2 **P1** 19 **P2** 17 **P**3 14 P **P4** 12 P5 10 P6 8 **P7** 7 $\frac{6}{P=Q}$ 1P = Q3 0 00 1 Q1 18 Q2 16 Q3 Q 13 **Q4** 11

> [†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

 $\begin{array}{c} Q5 & \frac{1}{9} \\ Q6 & \frac{7}{7} \\ Q7 & \frac{7}{7} \end{array}$

Pins numbers shown are for the DW, J, and N packages.

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranly. Production processing does not necessarily include testing of all parameters.



Copyright $\ensuremath{\mathbb{C}}$ 1993, Texas Instruments Incorporated

SCAS022A - D2957, JULY 1987 - REVISED APRIL 1993

logic diagram (positive logic)



Pin numbers shown are for the DW, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	0.5 V to 6 V
Input voltage range, V _I (see Note 1)	$\dots \dots \dots -0.5$ V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	$\dots \dots -0.5$ V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	$\dots \dots \pm 20 \text{ mA}$
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	$\dots \dots \pm 50 \text{ mA}$
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	$\dots \dots \pm 50 \text{ mA}$
Continuous current through V _{CC} or GND	±100 mA
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



SCAS022A - D2957, JULY 1987 - REVISED APRIL 1993

			54	AC1152	1	74AC11521		1	LINUT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		3	5	5.5	3	5	5.5	V
		V _{CC} = 3 V	2.1			2.1			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		V _{CC} = 5.5 V	3.85			3.85			
		V _{CC} = 3 V			0.9			0.9	
VIL	Low-level input voltage	V _{CC} = 4.5 V			1.35			1.35	V
		V _{CC} = 5.5 V			1.65			1.65	
VI	Input voltage		0		VCC	0		VCC	V
VO	Output voltage		0		Vcc	0		VCC	V
		VCC = 3 V			- 4			- 4	
ЮН	High-level output current	V _{CC} = 4.5 V			- 24			- 24	mA
		V _{CC} = 5.5 V			-24			-24	
		V _{CC} = 3 V		.0	12			12	
IOL	Low-level output current	V _{CC} = 4.5 V		A K	24			24	mA
		V _{CC} = 5.5 V	- 74-		24			24	
∆t/∆v	Input transition rise or fall rate	Ge '	0	6	10	0		10	ns/V
Тд	Operating free-air temperature	19. 13	-55		125	- 40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Maria	Т	Δ = 25°C		54AC	11521	74AC1	1521	UNIT		
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
		3 V	2.9			2.9		2.9				
	I _{OH} = - 50 μA	4.5 V	4.4			4.4		4.4				
		5.5 V	5.4			5.4		5.4				
Val	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.4		2.48		V		
VOH	I _{OH} = - 24 mA	4.5 V	3.94			3.7		3.8		v		
		5.5 V	4.94			4.7		4.8				
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85						
	I _{OH} = - 75 mA [†]	5.5 V						3.85				
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1			
		4.5 V			0.1		0.1		0.1			
		5.5 V			0.1		0.1		0.1			
Max	I _{OL} = 12 mA	3 V			0.36		0.5		0.44	V		
VOL	I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44	v		
		5.5 V			0.36		0.5		0.44			
	I _{OL} = 50 mA [†]	5.5 V					1.65					
	I _{OL} = 75 mA [†]	5.5 V							1.65			
l	$V_I = V_{CC}$ or GND	5.5 V			± 0.1		± 1		± 1	μA		
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8		160		80	μA		
Ci	$V_I = V_{CC}$ or GND	5 V		4						pF		

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



SCAS022A - D2957, JULY 1987 - REVISED APRIL 1993

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	T _A = 25°C			54AC1	1521	74AC1	UNIT	
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	P or Q	$\overline{P = Q}$	1.5	12.5	16.6	1.5	20.4	1.5	19	
^t PHL			P=Q	1.5	10.5	14.1	1.5	17.4	1.5	16.1
^t PLH	G	P = Q	1.5	7.1	9.8	1.5	11.4	1.5	10.8	20
^t PHL			1.5	6.4	8.8	1.5	10.8	1.5	10.1	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

Г	PARAMETER	FROM	то	T _A = 25°C			54AC1	1521	74AC1	UNIT	
	FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	^t PLH	P or Q	$\overline{P = Q}$	1.5	8.3	11.3	1.5	14	1.5	13	20
	^t PHL			1.5	7.2	10.1	1.5	12.2	1.5	11.4	ns
	^t PLH	G	$\overline{P} = Q$	1.5	5.1	7.1	1.5	8.4	1.5	7.9	ns
	^t PHL	9		1.5	4.8	7.1	1.5	8.6	1.5	8.1	115

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER				TEST CON	TYP	UNIT	
C _{pd}	Power dissipation capacitance			С <mark>L = 50</mark> рF,	f = 1 MHz	42	pF
			_				



NOTES: A. CL includes probe and jig capacitance.

B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.



Copyright © 1998, Texas Instruments Incorporated