SCES355C – JUNE 2001 – REVISED SEPTEMBER 2001

 Member of the Texas Instruments	DGG OR DGV PACKAGE		
Widebus™ Family	(TOP VIEW)		
 TI-OPC[™] Circuitry Limits Ringing on Unevenly Loaded Backplanes 		48 IMODE0 47 BIAS V _{CC}	
● OEC TM Circuitry Improves Signal Integrity	A01 [] 3	46] B1	
and Reduces Electromagnetic Interference	GND [] 4	45] GND	
 Bidirectional Interface Between GTLP	Al2 [5	44 OEAB	
Signal Levels and LVTTL Logic Levels	AO2 [6	43 B2	
 Split LVTTL Port Provides a Feedback Path	V _{CC} []7	42 ERC	
for Control and Diagnostics Monitoring	AI3 []8	41 OEAB	
 AO Outputs Have Equivalent 26-Ω Series	AO3 [] 9	40 B3	
Resistors, So No External Resistors Are	GND [] 10	39 GND	
 Required LVTTL Interfaces Are 5-V Tolerant 	Al4 [11 AO4 [12 AO5 [13	38	
 High-Drive GTLP Open-Drain Outputs (100 mA) 	AUS [13 AIS [14 GND [15	36 153 35 CLKBA/LEBA 34 GND	
• LVTTL Outputs (-12 mA/12 mA)	AO6 🛛 16	33 🛛 B6	
 Variable Edge-Rate Control (ERC) Input	Al6 17	32 OEBA	
Selects GTLP Rise and Fall Times for	V _{CC} 18	31 V _{CC}	
Optimal Data-Transfer Rate and Signal Integrity in Distributed Loads	Al6 17 Vcc 18 AO7 19 Al7 20 GND 21	30 B7 29 LOOPBACK	
Ioff, Power-Up 3-State, and BIAS V _{CC}	GND [21 AO8 [22	28 GND 27 B8	
 Support Live Insertion Distributed V_{CC} and GND Pins Minimize	AI8 [23	26 V _{REF}	
High-Speed Switching Noise	OMODE0 [24	25 OMODE1	

- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22

 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description

The SN74GTLP22034 is a high-drive, 8-bit, three-wire registered transceiver that provides true LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. The device allows for transparent, latched, and flip-flop modes of data transfer with separate LVTTL input and LVTTL output pins, which provides a feedback path for control and diagnostics monitoring, the same functionality as the SN74FB2033, but with true logic. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC[™] circuitry, and TI-OPC[™] circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The high drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 11 Ω.

The AO outputs, which are designed to sink up to 12 mA, include equivalent $26-\Omega$ resistors to reduce overshoot and undershoot.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC, TI-OPC, and Widebus are trademarks of Texas Instruments.



Copyright © 2001, Texas Instruments Incorporated

SN74GTLP22034 8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH SCES355C – JUNE 2001 – REVISED SEPTEMBER 2001

description (continued)

GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLP22034 is given only at the preferred higher noise-margin GTLP, but the user has the flexibility of using this device at either GTL ($V_{TT} = 1.2$ V and $V_{REF} = 0.8$ V) or GTLP ($V_{TT} = 1.5$ V and $V_{REF} = 1$ V) signal levels. For information on using GTLP devices in FB+/BTL applications, refer to TI application reports, *Texas Instruments GTLP Frequently Asked Questions*, literature number SCEA019, and *GTLP in BTL Applications*, literature number SCEA017.

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and can be directly driven by TTL or 5-V CMOS devices. V_{REF} is the B-port differential input reference voltage.

This device is fully specified for live-insertion applications using I_{off} , power-up 3-state, and BIAS V_{CC} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V_{CC} circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

This GTLP device features TI-OPC circuitry, which actively limits overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

High-drive GTLP backplane interface devices feature adjustable edge-rate control (ERC). Changing the ERC input voltage between low and high adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OEAB should be tied to V_{CC} through a pullup resistor and OEAB and OEBA should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

		GQL PACKAGE (TOP VIEW)					
		1	2	3	4	5	6
A	$\left(\right)$	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
в		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
С		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
D		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
Е		\bigcirc	\bigcirc			\bigcirc	\bigcirc
F		\bigcirc	\bigcirc			\bigcirc	\bigcirc
G		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
н		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
J		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
κ		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
	~						

terminal assignments

	1	2	3	4	5	6
Α	IMODE1	NC	NC	NC	NC	IMODE0
в	AO1	Al1	GND	GND	BIAS V_{CC}	B1
С	AO2	Al2	VCC	ERC	OEAB	B2
D	AO3	AI3	GND	GND	OEAB	B3
Е	AO4	Al4			CLKAB/LEAB	B4
F	AO5	AI5			CLKBA/LEBA	B5
G	AO6	Al6	GND	GND	OEBA	B6
н	AO7	AI7	VCC	Vcc	LOOPBACK	B7
J	AO8	Al8	GND	GND	V _{REF}	B8
κ	OMODE0	NC	NC	NC	NC	OMODE1

NC = No internal connection



SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001

TA	PACK	AGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Tape and reel	SN74GTLP22034DGGR	GTLP22034
–40°C to 85°C	TVSOP – DGV	Tape and reel	SN74GTLP22034DGVR	GT22034
	VFBGA – GQL	Tape and reel	SN74GTLP22034GQLR	GS034

ORDERING INFORMATION

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

functional description

The SN74GTLP22034 is a high-drive (100 mA), 8-bit, three-wire registered transceiver containing D-type latches and D-type flip-flops for data-path operation in the transparent, latched, or flip-flop modes. Data transmission is true, with AI data going to the B port and B data going to AO. The split LVTTL AI and AO provides a feedback path for control and diagnostics monitoring.

The logic element for data flow in each direction is configured by two mode (IMODE1 and IMODE0 for B to A, OMODE1 and OMODE0 for A to B) inputs as a buffer, a D-type flip-flop, or a D-type latch. When configured in the buffer mode, the input data appears at the output port. In the flip-flop mode, data is stored on the rising edge of the appropriate clock (CLKAB/LEAB or CLKBA/LEBA) input. In the latch mode, the clock inputs serve as active-high transparent latch enables.

Data flow in the B-to-A direction, regardless of the logic element selected, is further controlled by the LOOPBACK input. When LOOPBACK is low, B-port data is the B-to-A input. When LOOPBACK is high, the output of the selected A-to-B logic element is the B-to-A input.

The AO enable/disable control is provided by OEBA. When OEBA is low or when V_{CC} is less than 1.5 V, AO is in the high-impedance state. When OEBA is high, AO is active (high or low logic levels).

The B port is controlled by OEAB and OEAB. If OEAB is low, OEAB is high, or V_{CC} is less than 1.5 V, the B port is inactive. If OEAB is high and OEAB is low, the B port is active.

The A-to-B and B-to-A logic elements are active, regardless of the state of their associated outputs. The logic elements can enter new data (in flip-flop and latch modes) or retain previously stored data while the associated outputs are in the high-impedance (AO) or inactive (B port) states.



SN74GTLP22034 8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001

	FUNCTION/MODE								
INPUTS				OUTPUT	MODE				
OEBA	OEAB	OEAB	OMODE1	OMODE0	IMODE1	IMODE0	LOOPBACK	001201	MODE
L	L	Х	Х	Х	Х	Х	х	Z	Isolation
L	Х	Н	Х	Х	Х	Х	Х	L	ISUIALION
Х	Н	L	L	L	Х	Х	Х		Buffer
X	Н	L	L	Н	Х	Х	х	AI to B	Flip-flop
х	Н	L	Н	Х	Х	Х	х		Latch
н	L	Х	Х	Х	L	L	L		D#
н	Х	Н	Х	Х	L	L	L	B to AO	Buffer
н	L	Х	Х	Х	L	Н	L	D (. AQ	
н	Х	Н	Х	Х	L	Н	L	B to AO	Flip-flop
н	L	Х	Х	Х	Н	Х	L		l stek
н	Х	Н	Х	Х	Н	Х	L	B to AO	Latch
н	L	Х	Х	Х	L	L	н	Al to AO	Buffer
н	Х	Н	Х	Х	L	L	н 🚽	AI IO AO	Bullel
н	L	Х	Х	Х	L	Н	H	AI to AO	Flip-flop
н	Х	Н	Х	Х	L	Н	10 19	AITOAO	пр-пор
н	L	Х	Х	Х	Н	X	J H	AI to AO	Latch
н	Х	Н	Х	Х	Н	X	H		Laton
н	Н	L	х	х	X	x	-	AI to B, B to AO	Transparent with feedback path

Function Tables

ENABLE/DISABLE

	INPUTS	OUT	PUTS	
OEBA	OEAB	OEAB	AO	В
L	Х	Х	Z	
н	Х	Х	Active	
Х	L	L		Z
Х	L	Н		Z
Х	Н	L		Active
Х	Н	Н		Z

BUFFER

OUTPUT
L
Н

LATCH					
INPU	OUTPUT				
CLK/LE	001F01				
Н	L	L			
Н	н	Н			
L	Х	Q ₀			



SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001

Function Tables (Continued)

LOOPBACK


LOOPBACK	Qt
L	B port
Н	Point P [‡]
+	

[†]Q is the input to the B-to-A logic element.

 P is the output of the A-to-B logic element (see functional block diagram).

SELECT

INPUTS		SELECTED LOGIC
MODE1	MODE0	ELEMENT
L	L	Buffer
L	Н	Flip-flop
Н	Х	Latch
		<u>, i</u>




B-PORT EDGE-RATE CONTROL (ERC)

INPUT ERC	OUTPUT B-PORT
LOGIC LEVEL	EDGE RATE
Н	Slow
L	Fast



SCES355C – JUNE 2001 – REVISED SEPTEMBER 2001

functional block diagram



Pin numbers shown are for the DGG and DGV packages.



SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} and BIAS V _{CC} Input voltage range, V _I (see Note 1): AI port, ERC, and control inputs B port and V _{REF}	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance or power-off state, V_{Ω}	
(see Note 1): AO port	–0.5 V to 7 V
B port	
Current into any output in the low state, I _O : AO port	
B port	
Current into any A-port output in the high state, I _O (see Note 2)	
Continuous current through each V _{CC} or GND	
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	
DGV package	
GQL package	
Storage temperature range, T _{stg}	. –65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_0 > V_{CC}$. 3. The package thermal impedance is calculated in accordance with JESD 51-7.

1030b .



SCES355C – JUNE 2001 – REVISED SEPTEMBER 2001

recommended operating conditions (see Notes 4 through 7)

			MIN	NOM	MAX	UNI
V _{CC} , BIAS V _{CC}	Supply voltage		3.15	3.3	3.45	V
V	Termination voltage	GTL	1.14	1.2	1.26	v
VTT	Termination voltage	GTLP	1.35	1.5	1.65	v
V	Potoronoo voltogo	GTL	0.74	0.8	0.87	v
VREF	Reference voltage	GTLP	0.87	1	1.1	v
. V.		B port			VTT	v
VI	Input voltage	Except B port and VREF		VCC	5.5	v
		B port	V _{REF} +0.05			v
VIH	High-level input voltage	Except B port	2			v
Ma		B port			V _{REF} -0.05	v
VIL	Low-level input voltage	Except B port			0.8	v
IIК	Input clamp current				-18	mA
IOH	High-level output current	AO			-12	mA
		AO	-		12	
IOL	Low-level output current	B port			100	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	C		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate	36 3	20			μs/V
TA	Operating free-air temperature		-40		85	°C

NOTES: 4. All unused control and B-port inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
5. Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V_{CC} = 3.3 V first, I/O second, and

5. Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS $V_{CC} = 3.3 \text{ V}$ first, I/O second, and $V_{CC} = 3.3 \text{ V}$ last, because the BIAS V_{CC} precharge circuitry is disabled when any V_{CC} pin is connected. The control and V_{REF} inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable but, generally, GND is connected first.

6. V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc recommended I_{OL} ratings are not exceeded.

 V_{REF} can be adjusted to optimize noise margins, but normally is two-thirds V_{TT}. TI-OPC circuitry is enabled in the A-to-B direction and is activated when V_{TT} > 0.7 V above V_{REF}. If operated in the A-to-B direction, V_{REF} should be set to within 0.6 V of V_{TT} to minimize current drain.



8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH SCES355C – JUNE 2001 – REVISED SEPTEMBER 2001

electrical characteristics over recommended operating free-air temperature range for GTLP (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT		
VIK		V _{CC} = 3.15 V,	lj = -18 mA			-1.2	V	
		$V_{CC} = 3.15 V \text{ to } 3.45 V,$	I _{OH} = -100 μA	V _{CC} -0.2				
Vон	V _{OH} AO	V _{CC} = 3.15 V	I _{OH} = -6 mA	2.4			V	
		VCC = 3.15 V	I _{OH} = -12 mA	2				
		V _{CC} = 3.15 V to 3.45 V,	l _{OL} = 100 μA			0.2		
	AO	V _{CC} = 3.15 V	$I_{OL} = 6 \text{ mA}$			0.55		
VOL		VCC = 3.13 V	I _{OL} = 12 mA			0.8	V	
VOL			I _{OL} = 10 mA			0.2	v	
	B port $V_{CC} = 3.15 V$		I _{OL} = 64 mA			0.4		
			I _{OL} = 100 mA			0.55		
ı _l ‡	AI and control inputs	V _{CC} = 3.45 V,	V _I = 0 or 5.5 V			±10	μA	
	AO	V _{CC} = 3.45 V,	V _O = 0 to 5.5 V			±10		
loz‡	B port	V_{CC} = 3.45 V, V_{REF} within 0.6 V of V_{TT} ,	$V_{O} = 0 \text{ to } 2.3 \text{ V}$			±10	μA	
		$V_{CC} = 3.45 \text{ V}, I_{O} = 0,$	Outputs high			40		
ICC	AO or B port	V_{I} (A-port or control input) = V_{CC} or GND,	Outputs low			40	mA	
		V_{I} (B port) = V_{TT} or GND	Outputs disabled			40		
∆ICC§		V_{CC} = 3.45 V, One AI or control input at V_{CC} Other AI or control inputs at V_{CC} or GND	C − 0.6 V,			1.5	mA	
0	AI	Vi - 245 Vice 0			3.5	4.5	- 5	
Ci	Control inputs	$V_{l} = 3.15 V \text{ or } 0$			3.5	5.5	pF	
Co	AO	V _O = 3.15 V or 0			5	6	pF	
Cio	B port	$V_0 = 1.5 V \text{ or } 0$			8.5	10	pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}C$.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

hot-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS	S	MIN	MAX	UNIT
l _{off}	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$			10	μΑ
IOZPU	$V_{CC} = 0$ to 1.5 V,	V_{O} = 0.5 V to 3 V,	$OEBA = V_{CC}$		±30	μΑ
IOZPD	$V_{CC} = 1.5 V \text{ to } 0,$	V_{O} = 0.5 V to 3 V,	$OEBA = V_{CC}$		±30	μΑ

live-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS				
l _{off}	$V_{CC} = 0,$	BIAS $V_{CC} = 0$,	V_{I} or $V_{O} = 0$ to 1.5 V		10	μΑ
IOZPU	$V_{CC} = 0$ to 1.5 V,	BIAS $V_{CC} = 0$, $V_O = 0.5$ V to 1	.5 V, $\overline{OEAB} = 0$ and $OEAB = V_{CC}$		±30	μΑ
IOZPD	V _{CC} = 1.5 V to 0,	BIAS $V_{CC} = 0$, $V_O = 0.5$ V to 1	.5 V, $\overline{OEAB} = 0$ and $OEAB = V_{CC}$		±30	μA
lcc	V _{CC} = 0 to 3.15 V	PIAS V = -2.15 V to 2.45 V	$V_{\rm e}$ (R port) = 0 to 1.5 V		5	mA
(BIAS V _{CC})	V_{CC} = 3.15 V to 3.45 V	BIAS V_{CC} = 3.15 V to 3.45 V,	VO(B poin) = 0 to 1.5 v		10	μΑ
VO	$V_{CC} = 0,$	BIAS V_{CC} = 3.3 V,	IO = 0	0.95	1.05	V
IO	V _{CC} = 0,	BIAS V _{CC} = 3.15 V to 3.45 V,	V _O (B port) = 0.6 V	-1		μΑ

SCES355C – JUNE 2001 – REVISED SEPTEMBER 2001

timing requirements over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (unless otherwise noted)

			MIN	MAX	UNIT	
fclock	Clock frequency			175	MHz	
tw	Pulse duration	CLKAB/LEAB or CLKBA/LEBA	2.8		ns	
		AI before CLKAB↑	1.1			
	t _{su} Setup time	AI before CLKBA↑	1.4			
		B before CLKBA↑	1.3			
tsu		AI before LEAB↓	1.3		ns	
		Al before LEBA \downarrow	2.1			
		B before LEBA↓				
		AI after CLKAB↑	0.3			
		AI after CLKBA↑	0.2			
		B after CLKBA↑	0.2			
th	Hold time	AI after LEAB↓	0.3		ns	
		Al after LEBA↓				
		B after LEBA↓	0			

B after LEBA↓



SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE [†]	MIN	ΤΥΡ [‡] ΜΑΧ	UNI
f _{max}				175		MH
^t PLH	AI			3	7.1	
^t PHL	(buffer)	В	Slow	3	7	ns
^t PLH	AI	_	-	2	5.6	
^t PHL	(buffer)	В	Fast	2	5.7	ns
^t PLH	В	40		1	5.8	
^t PHL	(buffer)	AO	-	1	5.2	ns
^t PLH	LEAB			4.2	8.5	
^t PHL	(latch mode)	В	Slow	3.2	7.3	ns
^t PLH	LEAB	_	-	3.2	7.1	
^t PHL	(latch mode)	В	Fast	2.8	6.3	ns
^t PLH	LEAB			2	6.9	
^t PHL	(latch mode)	AO	-	1.8	6.1	n
^t PLH	LEBA	40 -	4.00	1	5.6	
^t PHL	(latch mode)	AO	1 A A	1	5	n
^t PLH	0515	В		3.8	7.5	
^t PHL	OEAB	B	Slow	3.1	7	n
^t PLH			E.u.	2.5	6	ns
^t PHL	OEAB	В	Fast	2.5	6	n
^t PLH				3.5	7.5	
^t PHL	OEAB	В	Slow	3	7.2	n
^t PLH		_	_	2.5	6	
^t PHL	OEAB	В	Fast	2.5	6	n
^t PZH	OFPA	4.0		1	5.3	
^t PZL	OEBA	AO	-	1	4.2	n
^t PHZ	0504	4.0		1	5.5	
^t PLZ	OEBA	AO	-	1	5.2	n
^t PLH	CLKAB	_		4.4	8.6	
^t PHL	(flip-flop mode)	В	Slow	3.6	8	n
^t PLH	CLKAB	_	_	3.2	7.1	
^t PHL	(flip-flop mode)	В	Fast	3.1	6.8	n
^t PLH	CLKAB	4.0		2	7.5	
^t PHL	(flip-flop mode)	AO	-	1.8	7	n
^t PLH	CLKBA	4.0		1	6	
^t PHL	(flip-flop mode)	AO	-	1	5.6	n
^t PLH	014005			3.8	8.7	
^t PHL	OMODE	В	B Slow		8.2	ns
^t PLH	014025	-	_	2.7	7	
^t PHL	OMODE	B Fast		2.7	7	ns
^t PLH		4.2		1	6	
tPHL	IMODE	AO	-	1	5.1	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature $V_{TT} = 1.5$ V and $V_{DTT} = 1.4$ for GTLP (see Figure 1)

† Slow (ERC = H) and Fast (ERC = L)

[‡] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5$ V and $V_{REF} = 1$ V for GTLP (see Figure 1) (continued)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE [†]	MIN	түр‡	МАХ	UNIT
^t PLH	LOOPBACK	AO		2.5		6.1	
^t PHL	LOOPBACK	AO	_	2		5.1	ns
^t PLH	AI	AO		1		5.7	ns
^t PHL	(loopback high)	AO	_	1		5.4	115
	Rise time, B-port outputs (20	Slow		2.8			
t _r	Rise time, B-port outputs (20	J% 10 80 %)	Fast	1.5			ns
	Rise time, AO (10% to 90%)				5.5		
	Foll time. Direct outputs (90))/ to 200/)	Slow		3		
t _f	Fail time, b-port outputs (80	Fall time, B-port outputs (80% to 20%)			1.8	8 ns	
	Fall time, AO (90% to 10%)			4.5			

[†]Slow (ERC = H) and Fast (ERC = L)

[‡] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

skew characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)§ 78.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE	ΜΙΝ ΤΥΡ‡	МАХ	UNIT
^t sk(LH) [¶]	AI	в	Slow	0.5	1	ns
^t sk(HL) [¶]		Siow		0.5	1	ns
^t sk(LH) [¶]	AI	В	Fast	0.4	0.9	ns
^t sk(HL) [¶]			1 431	0.4	0.9	15
^t sk(LH) [¶]	CLKAB/LEAB	В	Slow	0.5	1	ns
^t sk(HL) [¶]	OLIVIDILLAD	, j	Clow	0.5	1	15
^t sk(LH) [¶]	CLKAB/LEAB	В	Fast	0.4	0.9	ns
^t sk(HL) [¶]	OENDILEAD	b	1 431	0.4	0.9	19
	AI	В	Slow	1.4	2	
t _{sk(t)} ¶		5	Fast	0.6	1.4	ns
'SK(t) "	CLKAB/LEAB	В	Slow	1.8	2.5	115
			Fast	0.9	1.8	

[†]Slow (ERC = L) and Fast (ERC = H)


[‡] All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^{\circ}$ C.

§ Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

Itsk(LH)/tsk(HL) and tsk(t) - Output-to-output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs with the same packaged device. The specifications are given for specific worst-case V_{CC} and temperature and apply to any outputs switching in the same direction either high to low [tsk(HL)] or low to high [tsk(LH)] or in opposite directions, both low to high and high to low [tsk(t)].



SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \approx 10 MHz, Z_O = 50 Ω , t_f \approx 2 ns, t_f \approx 2 ns. D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuits and Voltage Waveforms



SN74GTLP22034 8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH SCES355C – JUNE 2001 – REVISED SEPTEMBER 2001

DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application is probably a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer to better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.





SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001

switching characteristics over recommended operating conditions for the bus transceiver function (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE [†]	TYP‡	UNIT
^t PLH	AI			5.7	ns
^t PHL	(buffer)	В	Slow	5.2	115
^t PLH	AI		Frat	3.7	ns
^t PHL	(buffer)	В	Fast	4.1	115
^t PLH	LEAB		01	5.9	ns
^t PHL	(latch mode)	В	Slow	5.7	115
^t PLH	LEAB		Frat	4.8	ns
^t PHL	(latch mode)	В	Fast	4.8	115
^t PLH	CLKAB		01	5.7	ns
^t PHL	(flip-flop mode)	В	Slow	6.4	115
^t PLH	CLKAB	В	Foot	4.7	ns
^t PHL	(flip-flop mode)	D	Fast	5.2	115
^t PLH	OMODE	В	Slow	5.4	ns
^t PHL	ONIODE	P 4 4	Slow	6	115
^t PLH	OMODE		Faat	4.5	ns
^t PHL	OMODE	B	Fast	4.9	115
tr	Rise time B-port outputs (209	Rise time, B-port outputs (20% to 80%)		2	ns
۲	The line, B port ouputs (207	0 10 00 /0)	Fast	1.1	113
te	Fall time B-port outpute (80%	to 20%)	Slow	3.3	ne
	t _f Fall time, B-port outputs (80% to 20%)		Fast	2.3	ns

[†] Slow (ERC = H) and Fast (ERC = L) [‡] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. All values are derived from TI-SPICE models.



5-Sep-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74GTLP22034DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74GTLP22034DGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP22034DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP22034DGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP22034GQLR	ACTIVE	VFBGA	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

28

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

PLASTIC SMALL-OUTLINE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

- D. Falls within JEDEC: 24/48 Pins MO-153
 - 14/16/20/56 Pins MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.




MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

PLASTIC SMALL-OUTLINE PACKAGE

DGG (R-PDSO-G**) 48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an untair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated