FAIRCHILD

SEMICONDUCTOR

74F379 **Quad Parallel Register with Enable**

General Description

The 74F379 is a 4-bit register with buffered common Enable. This device is similar to the 74F175 but features the common Enable rather than common Master Reset.

May 1988

Revised August 1999

Features

- Edge triggered D-type inputs
- Buffered positive edge-triggered clock
- Buffered common enable input
- True and complement outputs

Ordering Code:

Order Number	Package Number	Package Description
74F379SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F379SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F379PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Connection Diagram Logic Symbols D_2 16 V_{CC} 15 -Q3 Q ō, - Q₃ 14 Do 13 •D3 D D2 Q ۰ą, IEEE/IEC Q, 10 Q₂ GND C F 1C2 Do Qr 2D \bar{Q}_0 0 D₁· Q₁ • Q2 D_2 ۰Q2 Q3 D3 ٠Q̄3


74F379

Unit Loading/Fan Out

Dia Managa	Description	U.L.	Input I _{IH} /I _{IL}
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}
Ē	Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA
D_0-D_3	Data Inputs	1.0/1.0	20 µA/–0.6 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/–0.6 mA
$Q_0 - Q_3$	Flip-Flop Outputs	50/33.3	–1 mA/20 mA
$\overline{Q}_0 - \overline{Q}_3$	Complement Outputs	50/33.3	-1 mA/20 mA

Functional Description

Truth Table



Absolute Maximum Ratings(Note 1)

	-
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	$-55^{\circ}C$ to $+150^{\circ}C$
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)
ESD Last Passing Voltage (Min)	4000V

Recommended Operating Conditions

Free Air Ambient Temperature	
Supply Voltage	

74F379

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics

	T	1	r	T			T .
Symbol	Parameter	Min	Тур	Max	Units	Vcc	Conditions
VIH	Input HIGH Voltage	2.0			- V 7		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V	G	Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	i _{IN} = -18 mA
V _{OH}	Output HIGH 10% V _{CC}	2.5		13.1	V	Min	I _{OH} = -1 mA
	Voltage 5% V _{CC}	2.7			O	IVIIII	$I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW 10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA
	Voltage						
I _{IH}	Input HIGH			5.0	۸	Max	V - 27V
	Current			5.0	μA	IVIAX	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current			7.0	۸	Max	V = 7 0V
	Breakdown Test			7.0	μA	IVIAX	V _{IN} = 7.0V
ICEX	Output HIGH			50	μA	Max	$V_{OUT} = V_{CC}$
	Leakage Current			50	μΛ	IVIAX	VOUT - VCC
V _{ID}	Input Leakage	4.75			V	0.0	I _{ID} = 1.9 μA
	Test	4.75			v	0.0	All Other Pins Grounded
I _{OD}	Output Leakage			3.75	۸	0.0	$V_{IOD} = 150 \text{ mV}$
	Circuit Current			3.75	μA	0.0	All Other Pins Grounded
ΙL	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Circuit Current	-60		-150	mA	Max	$V_{OUT} = 0V$
I _{CCL}	Power Supply Current		28	40	mA	Max	$V_{O} = LOW$


Symbol	Parameter		T _A = +25°C V _{CC} = +5.0\ C _L = 50 pF	/	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		T _A = 0°C to +70°C V _{CC} = +5.0V C _L = 50 pF		Units
		Min	Тур	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	100	140		75		100		MHz
t _{PLH}	Propagation Delay	3.5	5.0	6.5	3.0	8.5	3.5	7.5	
t _{PHL}	CP to Q_n, \overline{Q}_n	5.0	6.5	8.5	4.0	10.0	5.0	9.5	ns

AC Operating Requirements

$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Symbol	Parameter		_= +25°C _C = +5.0V		C to +125°C ⊧ +5.0V	to +70°C +5.0V	Units
	-		-	-				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	t _S (H)	Setup Time, HIGH or LOW	3.0		4.0		3.0	
	t _S (L)	D _n to CP	3.0		4.0		3.0	
	t _H (H)	Hold Time, HIGH or LOW	1.0		2.0		1.0	ns
	t _H (L)	D _n to CP	1.0		2.0	S	1.0	
	t _S (H)	Setup Time, HIGH or LOW	6.0		8.0	AM	6.0	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	t _S (L)	E to CP	6.0		8.0		6.0	
t _W (H) CP Pulse Width 4.0 5.0 4.0 r	t _H (H)	Hold Time, HIGH or LOW	0		0		0	ns
	t _H (L)	E to CP	0	~ X	0		0	
t _W (L) HIGH or LOW 5.0 7.0 5.0 ^r	t _W (H)	CP Pulse Width	4.0	52	5.0		4.0	
	t _W (L)	HIGH or LOW	5.0	1 - CEP	7.0		5.0	ns
		- 21						



74F379



www.fairchildsemi.com

www.fairchildsemi.com

user.