



74VHC123A Dual Retriggerable Monostable Multivibrator

Features

- High Speed: t_{PD} = 8.1ns (Typ.) at T_A = 25°C
- Low Power Dissipation: $I_{CC} = 4\mu A$ (Max) at $T_A = 25$ °C
- Active State: I_{CC} = 600µA (Max.) at T_A = 25°C
- High Noise Immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (Min.)
- Power down protection is provided on all inputs
- Pin and function compatible with 74HC123A

General Description

The VHC123A is an advanced high speed CMOS Monostable Multivibrator fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. Each multivibrator features both a negative, A, and a positive, B, transition triggered input, either of which can be used as an inhibit input. Also included is a clear input that when taken low resets the one-shot. The VHC123A can be triggered on the positive transition of the clear while A is held low and B is held high. The output pulse width is determined by the equation: $PW = (R_x)(C_x)$; where PW is in seconds, R is in ohms, and C is in farads.

Limits for R_x and C_x are:

External capacitor, Cx: No limit

External resistors, Rx: V_{CC} = 2.0V, 5 k Ω min V_{CC} > 3.0V, 1 k Ω min


An input protection circuit ensures that 0 to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.



Order Number	Package Number	Package Description
74VHC123AM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC123ASJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC123AMTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering number.


Connection Diagram



Pin Description

Pin Names	Description						
Α	Trigger Inputs (Negative Edge)						
В	Trigger Inputs (Positive Edge)						
CLR	Reset Inputs						
C _x	External Capacitor						
R _x	External Resistor						
Q, Q	Outputs						

Logic Symbol



Truth Table

CIL	Inputs			Inputs Outputs			
Ā	В	CLR	Q Q		Function		
~	Н	Н	л	ъ	Output Enable		
X	L	Н	L	Н	Inhibit		
Н	Х	Н	L	Н	Inhibit		
L	~	Н	л	ъ	Output Enable		
L	Н	~	л	ъ	Output Enable		
Х	Х	L	L	Н	Reset		


H = HIGH Voltage Level


L = LOW Voltage Level

→ = HIGH-to-LOW Transition

X = Don't Care

Block Diagrams





Note A: C_x, R_x, D_x are external Capacitor, Resistor, and Diode, respectively

Note B: External clamping diode, Dx;

External capacitor is charged to V_{CC} level in the wait state, i.e. when no trigger is applied.


If the supply voltage is turned off, C_x discharges mainly through the internal (parasitic) diode. If C_x is sufficiently large and V_{CC} drops rapidly, there will be some possibility of damaging the IC through in rush current or latch-up. If the capacitance of the supply voltage filter is large enough and V_{CC} drops slowly, the in rush current is automatically limited and damage to the IC is avoided.

The maximum value of forward current through the parasitic diode is ±20mA. In the case of a large Cx, the limit of fall time of the supply voltage is determined as follows:

$$t_f \ge (V_{CC} - 0.7) C_x / 20 mA$$

($t_{\rm f}$ is the time between the supply voltage turn off and the supply voltage reaching 0.4 $V_{\rm CC}$)

In the event a system does not satisfy the above condition, an external clamping diode (D_x) is needed to protect the IC from rush current.



Functional Description

1. Stand-by State

The external capacitor (C_x) is fully charged to V_{CC} in the Stand-by State. That means, before triggering, the Q_P and Q_N transistors which are connected to the R_x/C_x node are in the off state. Two comparators that relate to the timing of the output pulse, and two reference voltage supplies turn off. The total supply current is only leakage current.

2. Trigger Operation

Trigger operation is effective in any of the following three cases. First, the condition where the \overline{A} input is LOW, and B input has a rising signal; second, where the B input is HIGH, and the A input has a falling signal; and third, where the \overline{A} input is LOW and the B input is HIGH, and the \overline{CLR} input has a rising signal.

After a trigger becomes effective, comparators C_1 and C_2 start operating, and Q_N is turned on. The external capacitor discharges through Q_N . The voltage level at the R_x/C_x node drops. If the R_x/C_x voltage level falls to the internal reference voltage $V_{ref}L$, the output of C_1 becomes LOW. The flip-flop is then reset and Q_N turns off. At that moment C_1 stops but C_2 continues operating.

After Q_N turns off, the voltage at the R_x/C_x node starts rising at a rate determined by the time constant of external capacitor C_x and resistor R_x .

Upon triggering, output Q becomes HIGH, following some delay time of the internal F/F and gates. It stays HIGH even if the voltage of $R_{\rm x}/C_{\rm x}$ changes from falling to rising. When $R_{\rm x}/C_{\rm x}$ reaches the internal reference voltage $V_{\rm ref}H$, the output of C_2 becomes LOW,

the output Q goes LOW and C_2 stops its operation. That means, after triggering, when the voltage level of the R_x/C_x node reaches $V_{ref}H$, the IC returns to its MONOSTABLE state.

With large values of $C_{\rm x}$ and $R_{\rm x}$, and ignoring the discharge time of the capacitor and internal delays of the IC, the width of the output pulse, $t_{\rm W}$ (OUT), is as follows:

 $t_W (OUT) = 1.0 C_x R_x$

3. Retrigger operation (74VHC123A)

When a new trigger is applied to either input \overline{A} or B while in the MONOSTABLE state, it is effective only if the IC is charging C_x . The voltage level of the R_x/C_x node then falls to $V_{ref}L$ level again. Therefore the Q output stays HIGH if the next trigger comes in before the time period set by C_x and R_x .

If the new trigger is very close to a previous trigger, such as an occurrence during the discharge cycle, it will have no effect.

The minimum time for a trigger to be effective 2nd trigger, t_{RR} (Min), depends on V_{CC} and C_x .

4. Reset Operation

In normal operation, the $\overline{\text{CLR}}$ input is held HIGH. If $\overline{\text{CLR}}$ is LOW, a trigger has no affect because the Q output is held LOW and the trigger control F/F is reset. Also, Q_p turns on and C_x is charged rapidly to V_{CQ}

This means if $\overline{\text{CLR}}$ is set LOW, the IC goes into a wait state.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	-0.5V to +7.0V
V _{IN}	DC Input Voltage	-0.5V to +7.0V
V _{OUT}	DC Output Voltage	–0.5V to V _{CC} + 0.5V
I _{IK}	Input Diode Current	–20mA
I _{OK}	Output Diode Current	±20mA
I _{OUT}	DC Output Current	±25mA
I _{CC}	DC V _{CC} /GND Current	±50mA
T _{STG}	Storage Temperature	–65°C to +150°C
T _L	Lead Temperature (Soldering, 10 seconds)	260°C

Recommended Operating Conditions⁽¹⁾

30 th The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating				
V _{CC}	Supply Voltage	2.0V to +5.5V				
V _{IN}	Input Voltage	0V to +5.5V				
V _{OUT}	Output Voltage	0V to V _{CC}				
T _{OPR}	Operating Temperature -40°C to +85°C					
t _r , t _f	Input Rise and Fall Time (CLR only)					
	$V_{CC} = 3.3V \pm 0.3V$	0ns/V ~ 100ns/V				
	$V_{CC} = 5.0V \pm 0.5V$	0ns/V ~ 20ns/V				
	External Capacitor, C _x	No Limitation ⁽²⁾ F				
	External Resistor, R _x	$>5k\Omega^{(2)} (V_{CC} = 2.0V)$				
		$>1k\Omega^{(2)} (V_{CC} > 3.0V)$				

Notes:

- 1. Unused inputs must be held HIGH or LOW. They may not float.
- 2. The maximum allowable values of C_x and R_x are a function of the leakage of capacitor C_x , the leakage of the device, and leakage due to board layout and surface resistance. Susceptibility to externally induced noise signals may occur for $R_x > 1M\Omega$.

DC Electrical Characteristics

			Conditions		T	A = 25°	,C	T _A = -40	° to 85°C	
Symbol	Parameter	V _{CC} (V)			Min.	Тур.	Max.	Min.	Max.	Units
V _{IH}	HIGH Level Input	2.0			1.50			1.50		V
	Voltage	3.0-5.5			0.7 x V _{CC}			0.7 x V _{CC}		
V _{IL}	LOW Level Input	2.0					0.50		0.50	V
	Voltage	3.0-5.5					0.3 x V _{CC}		0.3 x V _{CC}	
V _{OH}	HIGH Level Output	2.0		$I_{OH} = -50\mu A$	1.9	2.0		1.9		V
	Voltage	3.0	or V _{IL}		2.9	3.0		2.9		
		4.5			4.4	4.5		4.4		
		3.0		$I_{OH} = -4mA$	2.58			2.48		
		4.5		$I_{OH} = -8mA$	3.94			3.80		
V _{OL}	LOW Level Output	2.0	$V_{IN} = V_{IH}$	$I_{OL} = 50\mu A$		0.0	0.1		0.1	V
	Voltage	3.0	or V _{IL}			0.0	0.1		0.1	
		4.5				0.0	0.1		0.1	
		3.0		I _{OL} = 4mA			0.36		0.44	
		4.5		I _{OL} = 8mA		4.4	0.36		0.44	
I _{IN}	Input Leakage Current	0–5.5	V _{IN} = 5.5V	or GND	火草	30	±0.1		±1.0	μA
I _{IN}	R _x /C _x Terminal	5.5	$V_{IN} = V_{CC}$	or GND	1	100	±0.25		±2.50	μA
	Off-State Current				C	7				
I _{CC}	Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$	or GND			4.0		40.0	μΑ
I _{CC}	Active—State ⁽³⁾	3.0	$V_{IN} = V_{CC}$			160	250		280	μΑ
	Supply Current	4.5	$R_{\rm X}/C_{\rm X}=0.5$	5 V _{CC}		380	500		650	
		5.5				560	750		975	

Note:

3. Per circuit.

AC Electrical Characteristics⁽⁴⁾

				T _A = 25°C		T _A = -40°C to +85°C			
Symbol	Parameter	V _{CC} (V)	Conditions	Min.	Тур.	Max.	Min.	Max.	Units
t _{PLH} , t _{PHL}	Propagation Delay Time	3.3 ± 0.3	C _L = 15 pF		13.4	20.6	1.0	24.0	ns
	(A, B–Q, \overline{Q})		C _L = 50 pF		15.9	24.1	1.0	27.5	
		5.0 ± 0.5	C _L = 15 pF		8.1	12.0	1.0	14.0	ns
			C _L = 50 pF		9.6	14.0	1.0	16.0	
t _{PLH} , t _{PHL}	Propagation Delay Time	3.3 ± 0.3	C _L = 15 pF		14.5	22.4	1.0	26.0	ns
	$(\overline{\text{CLR}} \text{ Trigger} - \overline{Q}, \overline{Q})$		C _L = 50 pF		17.0	25.9	1.0	29.5	
		5.0 ± 0.5	C _L = 15 pF		8.7	12.9	1.0	15.0	ns
			C _L = 50 pF		10.2	14.9	1.0	17.0	
t _{PLH} , t _{PHL}	t_{PLH}, t_{PHL} Propagation Delay Time (CLR—Q, \overline{Q})	3.3 ± 0.3	C _L = 15 pF		10.3	15.8	1.0	18.5	ns
			C _L = 50 pF		12.8	19.3	1.0	22.0	
		5.0 ± 0.5	C _L = 15 pF		6.3	9.4	1.0	11.0	ns
			C _L = 50 pF	3	7.8	11.4	1.0	13.0	
t _{WOUT}	Output Pulse Width		$C_L = 50pF, C_X = 28pF,$	4.3	160	240		300	ns
		5.0 ± 0.5	$R_X = 2k\Omega$	9.	133	200		240	
		3.3 ± 0.3	$C_L = 50 pF, C_X = 0.01 \mu F,$	90	100	110	90	110	μs
		5.0 ± 0.5	$R_X = 10k\Omega$	90	100	110	90	110	
			$C_L = 50 pF, C_X = 0.1 \mu F,$	0.9	1.0	1.1	0.9	1.1	ms
		5.0 ± 0.5	$R_X = 1k\Omega$	0.9	1.0	1.1	0.9	1.1	
Δt_{WOUT}	Output Pulse Width Error Between Circuits (In same Package)				±1				%
C _{IN}	Input Capacitance		V _{CC} = Open		4	10		10	pF
C _{PD}	Power Dissipation Capacitance		(5)		73				pF

Notes:

- 4. Refer to Timing Chart.
- 5. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:

 $I_{CC} \text{ (opr.)} = C_{PD} \bullet V_{CC} \bullet f_{\text{IN+}} \ I_{CC}^{-1} \bullet \text{Duty / } 100 + I_{CC} \text{/ 2 (per Circuit)}$

I_{CC}¹: Active Supply Current

Duty: %

AC Operating Requirement⁽⁶⁾

				T _A = 25°C		T _A = -40°C to +85°C			
Symbol	Parameter	V _{CC} (V)	Conditions	Min.	Тур.	Max.	Min.	Max.	Units
$t_W(L), t_W(H)$	Minimum Trigger	3.3		5.0			5.0		ns
	Pulse Width	5.0		5.0			5.0		
t _W (L)	Minimum Clear	3.3		5.0			5.0		ns
	Pulse Width	5.0		5.0			5.0		
t _{RR}	Minimum Retrigger	3.3 ± 0.3	$R_{x} = 1k\Omega$,		60				ns
	Time	5.0 ± 0.5	$C_{X} = 100pF$		39				
		3.3	$R_{x} = 1k\Omega$,		1.5				μs
		5.0	$C_X = 0.01 \mu F$		1.2				


Note:

6. Refer to Timing Chart.




Device Characteristics


$t_{wout}^*C_x$ Characteristics (Typ.)




t_{RR}*V_{CC} Characteristics (Typ.)



Output Pulse Width Constant K-Supply Voltage (Typ.)




Input Equivalent Circuit



Physical Dimensions

Dimensions are in millimeters unless otherwise noted.



-0.36SEATING PLANE 0.70 ± 0.20 **-**(1.04)

> DETAIL SCALE: 2:1


- THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AC, ISSUE C, DATED MAY 1990.
 ALL DIMENSIONS ARE IN MILLIMETERS. DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
 STANDARD LEAD FINISH:
 200 MICROINCHES / 5.08 MICRONS MIN. LEAD/TIN (SOLDER) ON COPPER.


M16AREVK

Figure 1. 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A


Physical Dimensions (Continued)


Dimensions are in millimeters unless otherwise noted.





AND PATTERN RECOMMENDATION






DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
 B. DIMENSIONS ARE IN MILLIMETERS.
 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.



M16DREVC

Figure 2. 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16D

Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. 5.00±0.10 4.55 5.90 4.45 7.35 В 6.4 4.4±0.1 3.2 O.2 CBA PIN #1 IDENT. LAND PATTERN RECOMMENDATION (F) 0.11-SEE DETAIL A ALL LEAD TIPS 1.1 MAX ○ 0.1 C 0.09-0.20 -C-0.65 0.19 - 0.30 TOP AND BOTTOM ⊕ 0.10 M A B □ C □ GAGE PLANE NOTES: 0.25

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB,
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
- D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1994
- E. DRAWING FILE NAME: MTC16REV4
- F. LAND PATTERN RECOMMENDATION PER IPC7351 ID# TSOP65P640X110-16N

MTC16rev4

Figure 3. 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16

0.6±0.1

DETAIL A

SEATING PLANE





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

i-Lo™

IntelliMAX™

MicroPak™

ISOPLANAR™

MICROWIRE™

ImpliedDisconnect™

MICROCOUPLER™

Across the board. Around the world.™ ActiveArray™ Bottomless™ Build it Now™ CoolFET™ CROSSVOLT™ CTL™ Current Transfer Logic™ DOME™ E^2CMOS^\intercal EcoSPARK[®]

Motion-SPM™ EnSigna™ FACT Quiet Series™ FACT $\mathsf{FAST}^{^{\circledR}}$ FASTr™ FPS™ $\mathsf{FRFET}^{\scriptscriptstyle{\circledR}}$ GlobalOptoisolator™ GTO™ HiSeC™

MSX™ MSXPro™ OCX^{TM} OCXPro™ OPTOLOGIC® **OPTOPLANAR®** PACMAN™ PDP-SPM™ РОР™ Power220® Power247[®] PowerEdge™ PowerSaver™

Power-SPM™ PowerTrench®

Programmable Active Droop™

QFET[°] QS™ QT Optoelectronics™

Quiet Series™ RapidConfigure™ RapidConnect™ . ScalarPump™ SMART START™ SPM® STEALTH™

SuperFET™ SuperSOT™3 SuperSOT™6 SuperSOT™8 SyncFET™ TCM™

The Power Franchise

TinyBoost™ TinyBuck™

TinyLogic[®] TINYOPTO™ TinyPower™ TinyWire™ TruTranslation™ μSerDes™ UHC® UniFET™ VCX^{TM} Wire™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition					
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.					
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.					
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.					
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.					

Rev. 126