#### INTEGRATED CIRCUITS

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines



# **74HC/HCT4510**BCD up/down counter

Product specification
File under Integrated Circuits, IC06

December 1990





#### 74HC/HCT4510

#### **FEATURES**

· Output capability: standard

I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4510 are high-speed Si-gate CMOS devices and are pin compatible with the "4510" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT4510 are edge-triggered synchronous up/down BCD counters with a clock input (CP), an up/down count control input (UP/DN), an active LOW count enable input (CE), an asynchronous active HIGH parallel load input (PL), four parallel inputs (D<sub>0</sub> to D<sub>3</sub>), four parallel outputs (Q<sub>0</sub> to Q<sub>3</sub>), an active LOW terminal count output (TC), and an overriding asynchronous master reset input (MR).

Information on D<sub>0</sub> to D<sub>3</sub> is loaded into the counter while PL is HIGH, independent of all other input conditions except the MR input, which must be LOW. With PL LOW, the counter changes on the LOW-to-HIGH transition of CP if CE is LOW. UP/DN determines the direction of the count, HIGH for counting up, LOW for counting down. When counting up,  $\overline{TC}$  is LOW when  $Q_0$  and  $Q_3$  are HIGH and  $\overline{CE}$ is LOW. When counting down,  $\overline{TC}$  is LOW when  $Q_0$  to  $Q_3$ and  $\overline{CE}$  are LOW. A HIGH on MR resets the counter (Q<sub>0</sub> to  $Q_3 = LOW$ ) independent of all other input conditions.

Logic equation for terminal count:  $\overline{TC} = \overline{\overline{CE}} \cdot \{(UP/\overline{DN}) \cdot Q_0 \cdot Q_3 + \overline{(UP/\overline{DN})} \cdot \overline{Q}_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot \overline{Q}_3\}$  **QUICK REFERENCE DATA**GND = 0 V;  $T_{amb} = 25 \, ^{\circ}C$ ;  $t_r = t_f = 6 \, \text{ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STWIBOL	PARAIVIETER	CONDITIONS	НС	нст	ONIT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$	21	23	ns	
f <sub>max</sub>	maximum clock frequency		57	58	MHz	
C <sub>I</sub>	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	50	53	pF	

#### **Notes**

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f<sub>i</sub> = input frequency in MHz

fo = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs}$ 

C<sub>L</sub> = output load capacitance in pF

 $V_{CC}$  = supply voltage in V

2. For HC the condition is  $V_1 = GND$  to  $V_{CC}$ . For HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5$  V


#### ORDERING INFORMATION


See "74HC/HCT/HCU/HCMOS Logic Package Information".


# 74HC/HCT4510

#### **PIN DESCRIPTION**


PIN NO.	SYMBOL	NAME AND FUNCTION
1	PL	parallel load input (active HIGH)
4, 12, 13, 3	D <sub>0</sub> to D <sub>3</sub>	parallel inputs
5	CE	count enable input (active LOW)
6, 11, 14, 2	Q <sub>0</sub> to Q <sub>3</sub>	parallel outputs
7	TC	terminal count output (active LOW)
8	GND	ground (0 V)
9	MR	asynchronous master reset input (active HIGH)
10	UP/DN	up/down control input
15	СР	clock input (LOW-to-HIGH, edge-triggered)
16	V <sub>CC</sub>	positive supply voltage







# 74HC/HCT4510



#### **FUNCTION TABLE**

MR	PL	UP/DN	CE	СР	MODE
L	Н	Χ	Х	Χ	parallel load
L	L	Χ	Н	Х	no change
L	L	L	L	1	count down
L	L	Н	L	1	count up
Н	Х	Χ	X	Х	reset


#### **Notes**

1. H = HIGH voltage level


L = LOW voltage level

X = don't care

↑ = LOW-to-HIGH clock transition



# 74HC/HCT4510



# BCD up/down counter

74HC/HCT4510

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					T <sub>amb</sub> (		TEST CONDITIONS				
					74H0						
SYMBOL	PARAMETER	+25			−40 to +85		-40 to +125		UNIT	V <sub>CC</sub> (V)	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		(')	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>		69 25 20	220 44 37		275 55 47	40	330 66 56	ns	2.0 4.5 6.0	Fig.7
t <sub>PHL</sub>	propagation delay MR to Q <sub>n</sub>		63 23 18	210 42 36	3	265 53 45	om	315 63 54	ns	2.0 4.5 6.0	Fig.10
t <sub>PLH</sub> / t <sub>PHL</sub>	propagation delay PL to Q <sub>n</sub>		77 28 22	250 50 43		315 63 54		375 75 64	ns	2.0 4.5 6.0	Fig.9
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to TC		74 27 22	260 52 44		325 65 55		395 78 66	ns	2.0 4.5 6.0	Fig.7
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CE to TC		36 13 10	125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig.8
t <sub>PLH</sub>	propagation delay MR to TC		69 25 20	235 47 40		295 59 50		355 71 60	ns	2.0 4.5 6.0	Fig.10
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay PL to TC		91 33 26	300 60 51		375 75 64		450 90 77	ns	2.0 4.5 6.0	Fig.9
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.9
t <sub>W</sub>	pulse width CP, CE HIGH or LOW	80 16 14	25 9 7		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.7
t <sub>W</sub>	parallel load pulse width HIGH	80 16 14	22 8 7		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.10
t <sub>W</sub>	master reset pulse width HIGH	100 20 17	19 7 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig.10

# BCD up/down counter

# 74HC/HCT4510

					T <sub>amb</sub> (°		TES	TEST CONDITIONS			
0.415.01			74HC								
SYMBOL	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		(')	
t <sub>rem</sub>	removal time MR to CP	80 16 14	28 10 8		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.10
t <sub>rem</sub>	removal time PL to CP	80 16 14	14 5 4		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.10
t <sub>su</sub>	set-up time UP/DN to CP	100 20 17	30 11 9		125 25 21		150 30 26	0_	ns	2.0 4.5 6.0	Fig.8
t <sub>su</sub>	set-up time CE to CP	100 20 17	19 7 6		125 25 21	43	150 30 26	CL	ns	2.0 4.5 6.0	Fig.8
t <sub>su</sub>	set-up time D <sub>n</sub> to PL	100 20 17	17 6 5		125 25 21	C	150 30 26		ns	2.0 4.5 6.0	Fig.11
t <sub>h</sub>	hold time CE to CP	5 5 5	0 0 0		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig.8
t <sub>h</sub>	hold time D <sub>n</sub> to PL	3 3 3	-6 -2 -2		3 3 3		3 3 3		ns	2.0 4.5 6.0	Fig.11
t <sub>h</sub>	hold time UP/DN to CP	0 0 0	-19 -7 -6		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig.8
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 35	17 52 62		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig.7

# BCD up/down counter

74HC/HCT4510

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below

INPUT	UNIT LOAD COEFFICIENT
D <sub>n</sub>	0.75
PL, CE	1.00
UP/DN	1.00
CP	1.25
MR	1.50

#### **AC CHARACTERISTICS FOR 74HCT**


CP MR	1.00 1.25 1.50						2.0	2 %			
	ACTERISTICS FOR 74H $t_r = t_f = 6 \text{ ns; } C_L = 50 \text{ pf}$				3	5	om	CI			
					T <sub>amb</sub> (°	°C) (	9.			TES	T CONDITIONS
SYMBOL	PARAMETER			11	74HC	т			UNIT		WAVEFORMS
STWIBOL	FARAIVILTER		+25	4	-40	to +85	–40 to	+125	JONIT	V <sub>CC</sub>	WAVEFORWIS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay  CP to Q <sub>n</sub>		27	50		63		75	ns	4.5	Fig.7
t <sub>PHL</sub>	propagation delay  MR to Q <sub>n</sub>		25	42		53		63	ns	4.5	Fig.10
t <sub>PLH</sub> / t <sub>PHL</sub>	propagation delay PL to Q <sub>n</sub>		28	53		66		80	ns	4.5	Fig.9
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to TC		29	58		73		87	ns	4.5	Fig.7
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CE to TC		17	31		39		47	ns	4.5	Fig.8
t <sub>PLH</sub>	propagation delay MR to TC		31	50		63		75	ns	4.5	Fig.10
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay PL to TC		35	68		85		102	ns	4.5	Fig.10
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig.9
t <sub>W</sub>	pulse width CP, CE HIGH or LOW	16	9		20		24		ns	4.5	Fig.7
t <sub>W</sub>	parallel load pulse width HIGH	16	6		20		24		ns	4.5	Fig.10
t <sub>W</sub>	master reset pulse width HIGH	20	4		25		30		ns	4.5	Fig.10

# BCD up/down counter

# 74HC/HCT4510


			T <sub>amb</sub> (°C)								TEST CONDITIONS	
SYMBOL	DADAMETED				74HC	UNIT		WAVEFORMS				
STIVIBUL	PARAMETER	+25			-40 to +85 -		-40 to +125		UNII	V <sub>CC</sub>	WAVEFORING	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>rem</sub>	removal time MR to CP	23	13		29		35		ns	4.5	Fig.10	
t <sub>rem</sub>	removal time PL to CP	17	10		21		26		ns	4.5	Fig.10	
t <sub>su</sub>	set-up time UP/DN to CP	20	12		25		30		ns	4.5	Fig.8	
t <sub>su</sub>	set-up time CE to CP	20	6		25		30		ns	4.5	Fig.8	
t <sub>su</sub>	set-up time D <sub>n</sub> to PL	20	6		25		30	18	ns	4.5	Fig.11	
t <sub>h</sub>	hold time CE to CP	5	0		5	3	5	C	ns	4.5	Fig.8	
t <sub>h</sub>	hold time D <sub>n</sub> to PL	5	0		5	C	5		ns	4.5	Fig.11	
t <sub>h</sub>	hold time UP/DN to CP	0	<b>-</b> 5	1	0		0		ns	4.5	Fig.8	
f <sub>max</sub>	maximum clock pulse frequency	30	53		24		20		MHz	4.5	Fig.7	

#### **AC WAVEFORMS**



(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

Fig.7 Waveforms showing the clock (CP) to output  $(Q_n)$  and terminal count  $(\overline{TC})$  propagation delays, the clock pulse width and the maximum clock pulse frequency.



 $\begin{array}{ll} \text{(1)} & \text{HC : V}_{\text{M}} = 50\%; \ \text{V}_{\text{I}} = \text{GND to V}_{\text{CC}}. \\ & \text{HCT: V}_{\text{M}} = 1.3 \ \text{V; V}_{\text{I}} = \text{GND to 3 V}. \end{array}$ 

Fig.8 Waveforms showing the set-up and hold times from count enable ( $\overline{CE}$ ) and up/down (UP/ $\overline{DN}$ ) control inputs to the clock pulse ( $\overline{CP}$ ), the propagation delays from UP/ $\overline{DN}$ ,  $\overline{CE}$  to  $\overline{TC}$ .

# BCD up/down counter

# 74HC/HCT4510




Fig.9 Waveforms showing the preset enable pulse width, preset enable to output delays and output transition times.






Fig.10 Waveforms showing the master reset pulse, master reset to terminal count and  $Q_n$  delay and master reset to clock removal time.



# BCD up/down counter


#### 74HC/HCT4510

#### **APPLICATION INFORMATION**



Terminal count  $(\overline{TC})$  lines at the 2nd, 3rd, etc. stages may have a negative-going glitch pulse resulting from differential delays of different 4510s. These negative-going glitches do not affect proper 4510 operation. However, if the terminal count signals are used to trigger other edge sensitive logic devices, such as flip-flops or counters, the terminal count signals should be gated with the clock signal using a 2-input OR gate such as HC/HCT32.


Fig.12 Cascading counter packages (parallel clocking).




Ripple clocking mode: the UP/ $\overline{DN}$  control can be changed at any count. The only restriction on changing the UP/ $\overline{DN}$  control is that the clock input to the first counting stage must be "HIGH". For cascading counters operating in a fixed up-count or down-count mode, the OR gates are not required between stages and  $\overline{TC}$  is connected directly to the CP input of the next stage with  $\overline{CE}$  grounded.

Fig.13 Cascading counter packages (ripple clocking).

# 74HC/HCT4510





#### **PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

	parallel	inputs	3	count-up	count-down
$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	n	n
0	0	0	0	9	(1)
0	0	0	1	8	1
0	0	1	0	7	2
0	0	1	1	6	3
0	1	0	0	5	4
0	1	0	1	4	5
0	1	1	0	3	6
0	1	1	1	2	7
1	0	0	0	1	8
1	0	0	1	(1)	9

#### Note

1. no count; fout is HIGH.