54AC11175, 74AC11175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SCAS090 - DECEMBER 1989 - REVISED APRIL 1993


- Applications Include: Buffer/Storage Registers, Shift Registers, Pattern Generators
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description


These positive-edge-triggered flipflops implement D-type flip-flop logic with a direct clear input. Information at the D inputs that meets the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

The 54AC11175 is characterized for operation over the full military temperature range of -55° C to 125°C. The 74AC11175 is characterized for operation from -40° C to 85° C.

54AC11175 . . . J PACKAGE 74AC11175 . . . DW or N PACKAGE (TOP VIEW)



54AC11014 . . . FK PACKAGE (TOP VIEW)



FUNCTION TABLE (each flip-flop)


ı	NPUTS	OUTI	PUTS	
CLR	CLK	D	Q	Q
L	Х	Χ	L	Н
Н	\uparrow	Н	Н	L
Н	\uparrow	L	L	Н
н	L	Χ	Q ₀	\overline{Q}_0

EPIC is a trademark of Texas Instruments Incorporated.

54AC11175, 74AC11175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SCAS090 - DECEMBER 1989 - REVISED APRIL 1993


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the DW, J and N packages.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, Vo (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $ V_{IK} = V_{CC}$	±20 mA
Output clamp current, I_{OK} (V_O < 0 or V_O > V_{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±200 mA
Storage temperature range	–65°C to 150°C

[‡]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

SCAS090 - DECEMBER 1989 - REVISED APRIL 1993

recommended operating conditions

			54AC11175			74AC11175			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3	5	5.5	3	5	5.5	V
		V _{CC} = 3 V	2.1			2.1			
ViH	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			3.15			V
		$V_{CC} = 5.5 \text{ V}$	3.85		4	3.85			
		V _{CC} = 3 V		1	4 0.9			0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$		100	1.35			1.35	V
		$V_{CC} = 5.5 \text{ V}$		7	1.65			1.65	
		V _{CC} = 3 V		5	-4			-4	
ІОН	High-level output current	VCC = 4.5 V	Ó	?	-24			-24	mA
		V _{CC} = 5.5 V	2		-24			-24	
		VCC = 3 V			12			12	
lOL	Low-level output current	V _{CC} = 4.5 V			24			24	mA
		V _{CC} = 5.5 V		.a	24			24	
٧ı	Input voltage		0	五月	VCC	0		VCC	V
٧o	Output voltage		0		Vcc	0		Vcc	V
Δt/Δν	Input transition rise or fall rate	- 9c	0		10	0		10	ns/V
TA	Operating free-air temperature		-55	100	125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	Т,	4 = 25°C	;	54AC1	1175	74AC1	1175	UNIT	
PARAMETER		Vсс	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
		3 V	2.9			2.9		2.9			
	ΙΟΗ = – 50 μΑ	4.5 V	4.4			4.4		4.4			
		5.5 V	5.4			5.4		5.4			
VOH	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.4	N	2.48		V	
VOH	I _{OH} = – 24 mA	4.5 V	3.94			3.7	'VIR	3.8		V	
	10H = - 24 IIIA	5.5 V	4.94			4.7	75	4.8			
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85					
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5V				20		3.85			
	I _{OL} = 50 μA	3 V			0.1	% 0	0.1		0.1		
		4.5 V			0.1		0.1		0.1		
		5.5 V			0.1		0.1		0.1		
VOL	I _{OL} = 12 mA	3 V			0.36		0.5		0.44	V	
VOL VOL	I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44	v	
	10L = 24 111A	5.5 V			0.36		0.5		0.44		
	I _{OL} = 50 mA	5.5 V					1.65				
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65		
IĮ	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160		80	μΑ	
C _i	$V_I = V_{CC}$ or GND	5 V		4						pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



54AC11175, 74AC11175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SCAS090 - DECEMBER 1989 - REVISED APRIL 1993

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A =	T _A = 25°C		T _A = 25°C		T _A = 25°C 54AC11175		74AC11175		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	ONIT			
fclock	Clock frequency		0	90	0	90	0	90	MHz			
	Pulse duration	CLR low	5.5		5.5	(C)	5.5		no			
t _W	Fuise duration	CLK high or low	5.5		5.5		5.5		ns			
	Onton the dam OLIC	Data	8		8		8					
t _{su} s	Setup time before CLK↑		8		8		8		ns			
th	Hold time, data after CLK↑		0.5		0.5		0.5		ns			

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = :	T _A = 25°C 54AC11175		1175	74AC11175		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	ONIT
fclock	Clock frequency		0	125	0	125	0	125	MHz
	Pulse duration	CLR low	4	追用	4	10,1	4		ns
t _W	Puise duration	CLK high or low	4		45		4		115
	Catum time hafara CLIVA	Data	5.5		5.5		5.5		no
t _{su}	Setup time before CLK↑	CLR inactive	5.5		5.5		5.5		ns
t _h	Hold time, data after CLK↑		0.5		0.5		0.5		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	գ = 25°C	;	54AC1	11175	74AC1	11175	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
fmax			90	120		90		90		MHz
t =	OLD.	Any Q	2.6	7	8.7	2.6	9.9	2.6	9.3	no
^t PLH	CLR	Any Q	2.6	7	8.7	2.6	9.9	2.6	9.3	ns
+	01.5	Any Q	2.5	10	11.6	2.5	13	2.5	12.4	no
^t PHL	CLR	Any Q	2.5	10	11.6	2.5	13	2.5	12.4	ns
t =	CLK	Any Q	2.4	6.8	8.7	2.4	9.4	2.4	9.1	no
^t PLH	CLK	Any Q	2.4	6.8	8.7	2.4	9.4	2.4	9.1	ns
t _{PHL} CLK	Any Q	1.7	9.4	11.7	1.7	13	1.7	12.5	no	
	CLK	Any Q	1.7	9.4	11.7	1.7	13	1.7	12.5	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		T,	4 = 25°C	;	54AC1	11175	74AC1	11175	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
f _{max}			125	150		125		125		MHz
	OL D	Any Q	2.2	4.5	6.3	2.2	7.1	2.2	6.8	
^t PLH	CLR	Any Q	2.2	4.5	6.3	2.2	7.1	2.2	6.8	ns
		Any Q	2.4	6.7	8.5	2.4	9.7	2.4	9.3	
^t PHL	CLR	Any Q	2.4	6.7	8.5	2.4	9.7	2.4	9.3	ns
4	CLK	Any Q	2.2	4.5	6.3	2.2	7.2	2.2	6.9	
^t PLH	CLK	Any Q	2.2	4.5	6.3	2.2	7.2	2.2	6.9	ns
.	CLK	Any Q	1.9	6.4	8.5	1.9	9.7	1.9	9.3	
^t PHL	CLK	Any Q	1.9	6.4	8.5	1.9	9.7	1.9	9.3	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	48	pF

PARAMETER MEASUREMENT INFORMATION From Output **Under Test** VCC $C_L = 50 pF$ 500 Ω (see Note A) 50% 50% Input **VOLTAGE WAVEFORMS** LOAD CIRCUIT **VCC** Input 50% 50% (see Note B) 0 V **VCC Timing Input** ^tPHL (see Note B) ۷он In-Phase 50% V_{CC} 50% V_{CC} Output v_{OL} **VCC tPLH** 50% tPHL -**Data Input** 0 V ۷он **Out-of-Phase** 50% V_{CC} 50% V_{CC} Output VOL **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS**

NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f = 3~ns$, $t_f = 3~ns$.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

