



SCCS067 - July 1994 - Revised March 2000

20-Bit Latches

Features

- FCT-C speed at 5.5 ns (FCT16841T Com'l)
- · Power-off disable outputs permits live insertion
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps
- ESD > 2000V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Industrial temperature range of -40°C to +85°C
- $V_{CC} = 5V \pm 10\%$

CY74FCT16841T Features:

- 64 mA sink current, 32 mA source current
- Typical V_{OLP} (ground bounce) <1.0V at V_{CC} = 5V, T_A = 25°C

CY74FCT162841T Features:

- Balanced 24 mA output drivers
- · Reduced system switching noise
- Typical V_{OLP} (ground bounce) <0.6V at V_{CC} = 5V, T_A = 25°C

Functional Description

The CY74FCT16841T and CY74FCT162841T are 20-bit D-type latches designed for use in bus applications requiring high speed and low power. These devices can be used as two independent 10-bit latches, or as a single 10-bit latch, or as a single 20-bit latch by connecting the Output Enable ($\overline{\text{OE}}$) and Latch (LE) inputs. Flow-through pinout and small shrink packaging aid in simplifying board layout. The output buffers are designed with a power-off disable feature to allow live insertion of boards.

The CY74FCT16841T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

The CY74FCT162841T has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162841T is ideal for driving transmission lines.

Pin Configuration **Logic Block Diagrams** SSOP/TSSOP Top View 1OE □ 56 🗖 1LE 1Q1 □ 2 1Q2 □ 53 GND GND [52 D 1D3 1Q3 🗆 1Q4 51 吕 1D4 Vcc □ 50 Vcc 1Q5 49 T 1D5 $_{1}Q_{6} \ \square \ 9$ 48 1D₆ 1Q7 47 1D7 10 GND 46 \Box GND TO 9 OTHER CHANNELS 45 1D₈ 1Q8 FCT16841-1 12 1Q9 🗖 13 44 🗖 1D9 ₂OE 1Q₁₀ ☐ 14 43 D₁₀ 42 2D₁ 41 2D₂ 2Q1 □ 15 2Q2 ☐ 16 $_2D_2$ 40 2D₃ GND 🔲 18 39 🔲 GND D 38 2D₄ 37 2D₅ ₂Q₄ 19 2Q5 ☐ 20 36 2D₆ 35 V_{CC} 34 2D₇ 33 2D₈ ₂Q₇ 23 24 2Q8 🗆 GND 25 TO 9 OTHER CHANNELS 32 GND FCT16841-2 31 2D₉ 30 2D₁₀ 2OE ☐ 28 29 ₂LE FCT16841-3



Pin Description

Name	Description
D	Data Inputs
LE	Latch Enable Input (Active HIGH)
ŌĒ	Output Enable Input (Active LOW)
0	Three-State Outputs

Function Table^[1]

	Inputs	Outputs	
D	LE	ŌĒ	Q
Н	Н	L	Н
L	Н	L	L
Х	L	L	Q ^[2]
Х	Х	Н	Z

Maximum Ratings[3, 4]

(Above which the useful life may be guidelines, not tested.)	e impaired. For user
Storage Temperature	55°C to +125°C
Ambient Temperature with Power Applied	55°C to +125°C
DC Input Voltage	0.5V to +7.0V
DC Output Voltage	0.5V to +7.0V
DC Output Current (Maximum Sink Current/Pin)	60 to +120 mA

Power Dissipation	1.0W
Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	

Operating Range

Range	Ambient Temperature	v _{cc}
Industrial	–40°C to +85°C	5V ± 10%
3 3 m	[5]	

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
V _{IH}	Input HIGH Voltage	Logic HIGH Level	2.0			V
V _{IL}	Input LOW Voltage	Logic LOW Level			0.8	V
V _H	Input Hysteresis ^[6]			100		mV
V _{IK}	Input Clamp Diode Voltage	V _{CC} =Min., I _{IN} =–18 mA		-0.7	-1.2	V
I _{IH}	Input HIGH Current	V _{CC} =Max., V _I =V _{CC}			±1	μΑ
I_{IL}	Input LOW Current	V _{CC} =Max., V _I =GND			±1	μΑ
I _{OZH}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =2.7V			±1	μА
I _{OZL}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =0.5V			±1	μА
Ios	Short Circuit Current ^[7]	V _{CC} =Max., V _{OUT} =GND	-80	-140	-200	mA
Io	Output Drive Current ^[7]	V _{CC} =Max., V _{OUT} =2.5V	-50		-180	mA
I _{OFF}	Power-Off Disable	V _{CC} =0V, V _{OUT} ≤4.5V ^[8]			±1	μΑ

Notes:

- H = HIGH Voltage Level. L = LOW Voltage Level. X = Don't Care. Z = HIGH Impedance.
 Output level before LE HIGH-to-LOW Transition.
 Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.
 Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.
- Typical values are at V_{CC} = 5.0V, T_{A} = +25°C ambient. This parameter is specified but not tested.
- Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- Tested at +25°C.



Output Drive Characteristics for CY74FCT16841T

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =-3 mA	2.5	3.5		V
		V _{CC} =Min., I _{OH} =–15 mA	2.4	3.5		
		V _{CC} =Min., I _{OH} =-32 mA	2.0	3.0		
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =64 mA		0.2	0.55	V

Output Drive Characteristics for CY74FCT162841T

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
I _{ODL}	Output LOW Current ^[7]	V _{CC} =5V, V _{IN} =V _{IH} or V _{IL} , V _{OUT} =1.5V	60	115	150	mA
I _{ODH}	Output HIGH Current ^[7]	V _{CC} =5V, V _{IN} =V _{IH} or V _{IL} , V _{OUT} =1.5V	-60	-115	-150	mA
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =-24 mA	2.4	3.3		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =24 mA		0.3	0.55	V

Capacitance^[6] ($T_A = +25$ °C, f = 1.0 MHz)

~-	1 .	,	-	I			1
Capacitar	pacitance ^[6] (T _A =+25°C, f = 1.0 MHz)						
Symbol	Description		Conditions		Typ. ^[5]	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	4 12 -11		4.5	6.0	pF
C _{OUT}	Output Capacitance	$V_{OUT} = 0V$	CO.		5.5	8.0	pF

Power Supply Characteristics

Parameter	Description	Test Conditi	ions	Min.	Typ. ^[5]	Max.	Unit
I _{CC}	Quiescent Power Supply Current	V _{CC} =Max.	V _{IN} ≤0.2V V _{IN} ≥V _{CC} -0.2V	_	5	500	μА
Δl _{CC}	Quiescent Power Supply Current (TTL inputs HIGH)	V _{CC} =Max.,	V _{IN} =3.4V ^[9]	_	0.5	1.5	mA
I _{CCD}	Dynamic Power Supply Current ^[10]	V _{CC} =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, OE=GND	V _{IN} =V _{CC} or V _{IN} =GND	_	60	100	μA/MHz
I _C	Total Power Supply Current ^[11]	50% Duty Cycle,	V _{IN} =V _{CC} or V _{IN} =GND	_	0.6	1.5	mA
		Outputs Open, One Bit Toggling, OE=GND LE = V _{CC}	V _{IN} =3.4V or V _{IN} =GND	_	0.9	2.3	
		V _{CC} =Max., f ₁ =2.5 MHz, 50% Duty Cycle, Outputs		_	3.0	5.5 ^[12]	
		Open, Twenty Bits Toggling, OE=GND LE = V _{CC}	V _{IN} =3.4V or V _{IN} =GND		8.0	20.5 ^[12]	

Notes:

9. Per TTL driven input (V_{IN} =3.4V); all other inputs at V_{CC} or GND.

Per TTL driven input (V_{IN} =3.4V); all other inputs at V_{CC} or GND. This parameter is not directly testable, but is derived for use in Total Power Supply calculations. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$ $I_C = I_{CC}+\Delta I_{CC}H_{INT}+I_{CCD}(f_0/2 + f_1N_1)$ $I_{CC} = Quiescent$ Current with CMOS input levels $\Delta I_{CC} = Power$ Supply Current for a TTL HIGH input (V_{IN} =3.4V) $D_H = Duty$ Cycle for TTL inputs HIGH $N_T = Number$ of TTL inputs at $D_H = I_{CCD} = D_{CCD} = D_{CC$

All currents are in milliamps and all frequencies are in megahertz.

^{12.} Values for these conditions are examples of the I_{CC} formula. These limits are specified but not tested.



Switching Characteristics Over the Operating Range^[13]

			74FCT1	6841AT	74FCT16			Fig
Parameter	Description	Condition ^[14]	Min.	Max.	Min.	Max.	Unit	Fig. No. ^[15]
t _{PLH} t _{PHL}	Propagation Delay D to Q	C_L =50 pF R_L =500 Ω	1.5	9.0	1.5	5.5	ns	1, 5
	(LE=HIGH)	$C_L=300 \text{ pF}^{[16]}$ $R_L=500\Omega$	1.5	13.0	1.5	13.0		
t _{PLH}	Propagation Delay LE to Q	C_L =50 pF R_L =500 Ω	1.5	12.0	1.5	6.4	ns	1, 5
		$C_L=300 \text{ pF}^{[16]}$ $R_L=500\Omega$	1.5	16.0	1.5	15.0		
t _{PHZ}	Output Enable Time OE to Q	C_L =50 pF R_L =500 Ω	1.5	11.5	1.5	6.5	ns	1, 7, 8
		$C_L=300 \text{ pF}^{[16]}$ $R_L=500\Omega$	1.5	23.0	1.5	12.0		
t _{PHZ}	Output Disable Time OE to Q	C_L =5 pF ^[16] R_L =500 Ω	1.5	7 .0	1.5	5.7	ns	1, 7, 8
		C_L =50 pF R_L =500 Ω	1.5	8.0	1.5	6.0		
t _{SU}	Set-Up Time HIGH or LOW, D to LE	C_L =50 pF R_L =500 Ω	2.5	_	2.0	_	ns	9
t _H	Hold Time HIGH or LOW, D to LE),	2.5	_	1.5	_	ns	9
t _W	LE Pulse Width HIGH		4.0 ^[17]	_	4.0 ^[17]	_	ns	5
t _{SK(O)}	Output Skew ^[18]		_	0.5		0.5	ns	

Notes:

- Minimum limits are specified but not tested on Propagation Delays.

 See test circuit and waveform.

 See "Parameter Measurement Information" in the General Information section.

 These conditions are specified but not tested.

 These limits are specified but not tested.

 Skew between any two outputs of the same package switching in the same direction. This parameter is ensured by design.

Ordering Information for CY74FCT16841T

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.5	CY74FCT16841CTPVC/PVCT	O56	56-Lead (300-Mil) SSOP	Industrial
6.5	CY74FCT16841ATPVC/PVCT	O56	56-Lead (300-Mil) SSOP	Industrial


Ordering Information CY74FCT162841T


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.5	74FCT162841CTPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162841CTPVC	O56	56-Lead (300-Mil) SSOP	
	74FCT162841CTPVCT	O56	56-Lead (300-Mil) SSOP	




Package Diagrams

56-Lead Shrunk Small Outline Package O56







IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

