



National Semiconductor

November 1993

74ACT164 Serial-In, Parallel-Out Shift Register

74ACT164 Serial-In, Parallel-Out Shift Register


General Description

The 74ACT164 is a high-speed 8-bit serial-in/parallel-out shift register. Serial data is entered through a 2-input AND gate synchronous with the Low-to-High transition of the clock. The device features an asynchronous Master Reset which clears the register, setting all outputs Low independent of the clock.


Features

- Outputs source/sink 24 mA
- 'ACT has TTL-compatible inputs

Logic Symbol



Connection Diagram



Pin Names	Description
A, B	Data Inputs
CP	Clock Pulse Input (Active Rising Edge)
MR	Master Reset Input (Active Low)
Q ₀ -Q ₇	Outputs

TL/F/11553-2

FACT™ is a trademark of National Semiconductor Corporation.

Functional Description

The 74ACT164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active High Enable for data entry through the other input. An unused input must be tied High.

Each Low-to-High transition on the Clock (CP) input shifts data one place to the right and enters into Q_0 the logical AND of the two data inputs (A \bullet B) that existed before the rising clock edge. A Low level on the Master Reset (\overline{MR}) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs Low.

Function Table

Operating Mode	Inputs		Outputs		
	MR	A	B	Q_0	Q_1-Q_7
Reset (Clear)	L	X	X	L	L-L
Shift	H	L	L	L	Q_0-Q_6
	H	L	H	L	Q_0-Q_6
	H	H	L	L	Q_0-Q_6
	H	H	H	H	Q_0-Q_6


H = High Voltage Levels

L = Low Voltage Levels

X = Immaterial

Q = Lower case letters indicate the state of the referenced input or output one setup time prior to the Low-to-High clock transition.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

TL/F/11553-3

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	−0.5V to + 7.0V	
DC Input Diode Current (I_{IK})		
$V_I = -0.5V$	−20 mA	
$V_I = V_{CC} + 0.5V$	+ 20 mA	
DC Input Voltage (V_I)	−0.5V to $V_{CC} + 0.5V$	
DC Output Diode Current (I_{OK})		
$V_O = -0.5V$	−20 mA	
$V_O = V_{CC} + 0.5V$	+ 20 mA	
DC Output Voltage (V_O)	−0.5V to $V_{CC} + 0.5V$	
DC Output Source or Sink Current (I_O)	± 50 mA	
DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND})	± 50 mA	
Storage Temperature (T_{STG})	−65°C to + 150°C	
Junction Temperature (T_J)	SOIC 140°C	

Note 1: Absolute maximum ratings are values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

Recommended Operating Conditions

Supply Voltage (V_{CC})	4.5V to 5.5V
'ACT	
Input Voltage (V_I)	0V to V_{CC}
Output Voltage (V_O)	0V to V_{CC}
Operating Temperature (T_A)	
74ACT	−40°C to + 85°C
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
'ACT Devices	
V_{IN} from 0.8V to 2.0V	
V_{CC} @ 4.5V, 5.5V	125 mV/ns

DC Characteristics for 'ACT Family Devices

Symbol	Parameter	V_{CC} (V)	74ACT		Units	Conditions		
			$T_A = + 25^\circ C$					
			Typ	Guaranteed Limits				
V_{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V $V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$		
V_{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V $V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$		
V_{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V $I_{OUT} = -50 \mu A$		
		4.5 5.5		3.86 4.86	3.76 4.76	V $*V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OH} = -24 mA$		
V_{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V $I_{OUT} = 50 \mu A$		
		4.5 5.5		0.36 0.36	0.44 0.44	V $*V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OL} = 24 mA$		
I_{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μA $V_I = V_{CC}, GND$		
I_{CCT}	Maximum I_{CC} /Input	5.5	0.6		1.5	mA $V_I = V_{CC} - 2.1V$		
I_{OLD}	†Minimum Dynamic Output Current	5.5			75	mA $V_{OLD} = 1.65V$ Max		
		5.5			−75	mA $V_{OHD} = 3.85V$ Min		
I_{CC}	Maximum Quiescent Supply Current	5.5		4.0	40.0	μA $V_{IN} = V_{CC}$ or GND		

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

AC Electrical Characteristics

Symbol	Parameter	V _{CC} * (V)	74ACT			74ACT		Units	
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0	100			80		MHz	
t _{PLH}	Propagation Delay CP to Q _n	5.0	1.0	6.0	11.5	1.0	12.5	ns	
t _{PHL}	Propagation Delay CP to Q _n	5.0	1.0	6.0	11.5	1.0	12.5	ns	
t _{PHL}	Propagation Delay MR to Q _n	5.0	1.0	6.0	13.0	1.0	14.5	ns	

*Voltage Range 5.0 is 5.0V ±0.5V

AC Operating Requirements

Symbol	Parameter	V _{CC} * (V)	74ACT		74ACT	Units
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	
			Typ	Guaranteed Minimum		
t _S	Set-Up Time, HIGH or LOW A or B to CP	5.0	0.5	7.0	8.0	ns
t _H	Hold Time, HIGH or LOW CP to A or B	5.0	0.0	1.5	1.5	ns
t _W	Pulse Width, HIGH or LOW CP to MR	5.0	0.5	7.0	8.0	ns
t _{REC}	Recovery Time MR to CP	5.0	0.5	2.0	2.0	ns


*Voltage Range 5.0 is 5.0V ±0.5V

Capacitance

Symbol	Parameter	Typ	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	45.0	pF	V _{CC} = 5.0V


Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



74ACT164 Serial-In, Parallel-Out Shift Register

Physical Dimensions inches (millimeters)



**14-Lead Small Outline Integrated Circuit (S)
NS Package Number M14A**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 5800 Santa Clara, CA 95052-8090 Tel: (408) 272-9959 TWX: (910) 339-9240	National Semiconductor GmbH Lörry-Gargan-Str. 10 D-8225 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1	National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center 1-7-1, Nakase, Mihamachi, Chiba-City, Chiba Prefecture 261 Tel: (043) 299-2300 Fax: (043) 299-2500	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsuen Wan, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960	National Semiconductores Do Braila Ltda. Rue Deputado Lacorda Franco 120-34 Sao Paulo-SP Brazil 05618-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181	National Semiconductor (Australia) Pty. Ltd. Building 16 1000 Park Drive Monash Business Park Nottingham, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998
--	---	---	--	--	---

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.