

April 2001 Revised June 2002

74LCX32500

Low Voltage 36-Bit Universal Bus Transceivers with 5V Tolerant Inputs and Outputs

General Description

These 36-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in <u>each</u> direction is controlled by output-enable (OEAB and $\overline{\text{OEBA}}$), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs.

The LCX32500 is designed for low voltage (2.5V or 3.3V) $V_{\rm CC}$ applications with the capability of interfacing to a 5V signal environment.

The LCX32500 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power.

Features

- 5V tolerant inputs and outputs
- \blacksquare 2.3V–3.6V $\rm V_{CC}$ specifications provided
- 6.0 ns t_{PD} max ($V_{CC} = 3.3V$), 20 $\mu A I_{CC}$ max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- \blacksquare ±24 mA output drive (V_{CC} = 3.0V)
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V

■ Packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} and OE tied to GND through a resistor; the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

ckage Number	Package Description
BGA114A	114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
(3

Note 2: Ordering code "G" indicates Trays.

Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

Connection Diagram

	1	2	3	4	5	6
٧	0	0	0	0	0	0
В	١ŏ	ŏ	ŏ	ŏ	ŏ	ŏ
O	ΙÒ	Ó	Ò	Ó	Ö	Ó
Ω	0	0	Ó	0	0	0
ш	0	0	0	0	0	0
ш	0	0	0	0	0	0
g	0	0	0	0	0	0
I	_	0	_	_	_	-
7	0	0	0	0	0	0
¥	0	0	0	0	0	0
٦	Ιo	0	0	O	0	0
Σ	Ó	O	Ó	Ö	Ó	Ó
z	0	0	0	0	0	0
Ъ	0	0	0	O	0	0
Ж	0	0	0	0	0	0
\vdash	0	0	0	0	0	0
⊃	0	0	0	0	0	0
>	0	0	0	0	0	0
8	0	0	0	0	0	0
,		_	_			

(Top Thru View)

Truth Table (Note 4)

	Output			
OEAB _n	LEAB _n	CLKAB _n	A _n	B _n
L	Х	Χ	X	Z
Н	Н	X	L	L
Н	Н	X	Н	Н
Н	L	\downarrow	_L	L
Н	L		Н	Н
Н	L	Н	X	B ₀ (Note 5)
Н	L	L	Χ	B ₀ (Note 6)

- H = HIGH Voltage Level
- $$\begin{split} X &= \text{Immaterial (HIGH or LOW, inputs may not float)} \\ Z &= \text{High Impedance} \end{split}$$

Note 4: A-to-B data flow is shown: B-to-A flow is similar but uses $\overline{\text{OEBA}}$, LEBA, and CLKBA.

Note 5: Output level before the indicated steady-state input conditions were established.

Note 6: Output level before the indicated steady-state input conditions were established, provided that $\overline{\text{CLKAB}}$ was LOW before LEAB went LOW.

Functional Description

For A-to-B data flow, the LCX32500 operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of CLKAB. Output-enable OEAB is active-HIGH. When OEAB is

Pin Descriptions


Pin Names	Description
1A ₁ - 1A ₁₈	Data Register A Inputs/3-STATE Outputs
2A ₁ - 2A ₁₈	
1B ₁ - 1B ₁₈	Data Register B Inputs/3-STATE Outputs
2B ₁ - 2B ₁₈	
$\overline{\text{CLKAB}}_1, \overline{\text{CLKBA}}_1$	Clock Pulse Inputs
$\overline{\text{CLKAB}}_2$, $\overline{\text{CLKBA}}_2$	
LEAB ₁ , LEBA ₁	Latch Enable Inputs
$LEAB_2$, $LEBA_2$	
OEAB ₁ , OEBA ₁	Output Enable Inputs
$OEAB_2$, \overline{OEBA}_2	

FBGA Pin Assignments

		1	2	3	4	5	6
Α	١	1A ₂	1A ₁	LEAB ₁	CLKAB ₁	1B ₁	1B ₂
Е	3	1A ₄	1A ₃	OEAB ₁	GND	1B ₃	1B ₄
C	;	1A ₆	1A ₅	GND	GND	1B ₅	1B ₆
D	<u>4</u>	1A ₈	1A ₇	V _{CC}	V _{CC}	1B ₇	1B ₈
T.E	-	1A ₁₀	1A ₉	GND	GND	1B ₉	1B ₁₀
9	•	1A ₁₂	1A ₁₁	GND	GND	1B ₁₁	1B ₁₂
G	•	1A ₁₄	1A ₁₃	V _{CC}	V _{CC}	1B ₁₃	1B ₁₄
H	1	1A ₁₅	1A ₁₆	GND	GND	1B ₁₆	1B ₁₅
J	ı	1A ₁₇	1A ₁₈	OEBA ₁	CLKBA ₁	1B ₁₈	1B ₁₇
K	(NC	LEAB ₂	LEBA ₁	GND	CLKAB ₂	NC
L	-	2A ₂	2A ₁	OEAB ₂	GND	2B ₁	2B ₂
N	1	2A ₄	2A ₃	GND	GND	2B ₃	2B ₄
N	ı	2A ₆	2A ₅	V _{CC}	V_{CC}	2B ₅	2B ₆
P	•	2A ₈	2A ₇	GND	GND	2B ₇	2B ₈
R	2	2A ₁₀	2A ₉	GND	GND	2B ₉	2B ₁₀
Т		2A ₁₂	2A ₁₁	V _{CC}	V _{CC}	2B ₁₁	2B ₁₂
U	J	2A ₁₄	2A ₁₃	GND	GND	2B ₁₃	2B ₁₄
٧	′	2A ₁₅	2A ₁₆	OEBA ₂	$\overline{\text{CLKBA}}_2$	2B ₁₆	2B ₁₅
V	/	2A ₁₇	2A ₁₈	LEBA ₂	GND	2B ₁₈	2B ₁₇

HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active HIGH and OEBA is active



Absolute Maximum Ratings(Note 7)

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to $V_{CC} + 0.5$	Output in HIGH or LOW State (Note 8)	
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
		+50	V _O > V _{CC}	IIIA
Io	DC Output Source/Sink Current	±50		mA
I _{CC}	DC Supply Current per Supply Pin	±100		mA
I _{GND}	DC Ground Current per Ground Pin	±100		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions (Note 9)

Symbol	Parameter		Min	Max	Units
V _{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
VI	Input Voltage	28.30	0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V
		3-STATE	0	5.5	v
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 2.7V - 3.0V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T _A	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V		0	10	ns/V

Note 7: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 8: Io Absolute Maximum Rating must be observed.

Note 9: Unused (inputs or I/O's) must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
-		Conditions	(V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		V
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 – 3.6		0.8	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 – 3.6	V _{CC} - 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.3 – 3.6		0.2	
		$I_{OL} = 8 \text{ mA}$	2.3		0.6	
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	1
		I _{OL} = 24 mA	3.0		0.55	
I _I	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μΑ
l _{oz}	3-STATE I/O Leakage	$0 \le V_O \le 5.5V$	2.3 – 3.6	3.6 +5.0	±5.0	μА
		$V_I = V_{IH}$ or V_{IL}	2.3 - 3.0		±5.0	μΛ
I _{OFF}	Power-Off Leakage Current	$V_{1} \text{ or } V_{O} = 5.5 V$	0		10	μΑ

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions		T _A = -40°0	C to +85°C	Units
- Cyllibol	i arameter	Conditions	(V) Min Max		Max	Omics
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.3 – 3.6		20	μА
		3.6V ≤ V _I , V _O ≤ 5.5V (Note 10)	2.3 – 3.6		±20	μΛ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 - 3.6		500	μΑ

Note 10: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

			$ extsf{T}_{ extsf{A}} = -40^{\circ} extsf{C}$ to $+85^{\circ} extsf{C}$, $ extsf{R}_{ extsf{L}} = 500~\Omega$					
Symbol	Parameter	V _{CC} = 3.	$\text{V}_{\text{CC}} = \text{3.3V} \pm \text{0.3V}$		V _{CC} = 2.7V		$\textrm{V}_{\textrm{CC}}=\textrm{2.5V}\pm\textrm{0.2V}$	
Syllibol	Parameter	C _L =	50 pF	C _L =	50 pF	C _L =	30 pF	Units
		Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	170						MHz
t _{PHL}	Propagation Delay	1.5	6.0	1.5	7.0	1.5	7.2	20
t _{PLH}	Bus to Bus	1.5	6.0	1.5	7.0	1.5	7.2	ns
t _{PHL}	Propagation Delay	1.5	6.7	1.5	8.0	1.5	8.4	ns
t _{PLH}	Clock to Bus	1.5	6.7	1.5	8.0	1.5	8.4	115
t _{PHL}	Propagation Delay	1.5	7.0	1.5	8.0	1.5	8.4	ns
t _{PLH}	LE to Bus	1.5	7.0	1.5	8.0	1.5	8.4	115
t _{PZL}	Output Enable Time	1.5	7.2	1.5	8.2	1.5	9.4	ns
t_{PZH}		1.5	7.2	1.5	8.2	1.5	9.4	115
t _{PLZ}	Output Disable Time	1.5	7.0	1.5	8.0	1.5	8.4	ns
t_{PHZ}		1.5	7.0	1.5	8.0	1.5	8.4	115
t _S	Setup Time	2.5		2.5		3.0		ns
t _H	Hold Time	1.5		1.5		2.0		ns
t _W	Pulse Width	3.0	B	3.0		3.5		ns

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = 25°C	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF, } V_{IH} = 3.3 \text{V, } V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF, } V_{IH} = 2.5 \text{V, } V_{IL} = 0 \text{V}$	2.5	0.6	V
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_{I} = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{II} = 0 \text{V}$	2.5	-0.6	V

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	V_{CC} = Open, V_I = 0V or V_{CC}	7	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_{I} = 0V$ or V_{CC} , $f = 10$ MHz	20	pF

AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)


Test	Switch	
t _{PLH} , t _{PHL}	Open	
t_{PZL}, t_{PLZ}	6V at V_{CC} = 3.3 \pm 0.3V, and 2.7V V_{CC} x 2 at V_{CC} = 2.5 \pm 0.2V	
t_{PZH}, t_{PHZ}	GND	




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and $t_{\rm rec}$ Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic






FIGURE 2. Waveforms (Input Characteristics; f =1MHz, $t_r = t_f = 3ns$)

Symbol	V _{CC}			
	$3.3V \pm 0.3V$	2.7V	2.5V ± 0.2V	
V_{mi}	1.5V	1.5V	V _{CC} /2	
V_{mo}	1.5V	1.5V	V _{CC} /2	
V _x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V	
V _y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V	





114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA114A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com