

tion, is transferred to the corresponding flip-flop's Q output. All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the $\overline{\text{MR}}$ input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

- See ABT374 for 3-STATE version
- Output sink capability of 64 mA, source capability of 32 mA
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire
- power up and power down cycle
- Non-destructive hot insertion capability
- Disable time less than enable time to avoid bus contention

Ordering Code:


Order Number	Package Number	Package Description				
74ABT273CSC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide				
74ABT273CSJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
74ABT273CMSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide				
74ABT273CMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				
74ABT273CMTCX_NL (Note 1)	MTC20	Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Pb-Free package per JEDEC J-STD-020B.

Note 1: "_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.


Connection Diagram



Pin Descriptions

Pin Names	Description			
D ₀ -D ₇	Data Inputs			
$D_0 - D_7$ MR	Master Reset (Active LOW)			
CP	Clock Pulse Input (Active Rising Edge)			
Q ₀ -Q ₇	Data Outputs			

© 2005 Fairchild Semiconductor Corporation DS011549



Absolute Maximum Ratings(Note 2) **Recommended Operating** Conditions –65°C to +150°C Storage Temperature Ambient Temperature under Bias -55°C to +125°C Free Air Ambient Temperature -40°C to +85°C Junction Temperature under Bias -55°C to +150°C Supply Voltage +4.5V to +5.5V V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V Minimum Input Edge Rate (ΔV/Δt) Input Voltage (Note 3) -0.5V to +7.0V 50 mV/ns Data Input Input Current (Note 3) -30 mA to +5.0 mA 20 mV/ns Enable Input Voltage Applied to Any Output in the Disabled or Power-Off State -0.5V to +4.75V –0.5V to V_{CC} in the HIGH State Current Applied to Output twice the rated I_{OL} (mA) Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation in LOW State (Max) DC Latchup Source Current –500 mA under these conditions is not implied. (Across Comm Operating Range) Note 3: Either voltage limit or current limit is sufficient to protect inputs. Over Voltage Latchup $V_{CC} + 4.5V$

DC Electrical Characteristics

	age Latchup ectrical Characteristic	V _{CC} + 4 S				. A	<u></u>
Symbol	Parameter	Min	Тур	Max	Units	V _{cc}	Conditions
VIH	Input HIGH Voltage	2.0		20 1	V		Recognized HIGH Signal
VIL	Input LOW Voltage			0.8	V	A	Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	2.5 2.0	<u> </u>		v	Min	I _{OH} = -3 mA I _{OH} = -32 mA
V _{OL}	Output LOW Voltage			0.55	V	Min	I _{OL} = 64 mA
IIH	Input HIGH Current			1 1	μΑ	Max	V _{IN} = 2.7V (Note 4) V _{IN} = V _{CC}
I _{BVI}	Input HIGH Current			7	μA	Max	$V_{IN} = 7.0V$
	Breakdown Test						
IIL	Input LOW Current			-1 -1	μΑ	Max	V _{IN} = 0.5V (Note 4) V _{IN} = 0.0V
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA
							All Other Pins Grounded
I _{OS}	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0.0V$
I _{CEX}	Output HIGH Leakage Current			50	μA	Max	V _{OUT} = V _{CC}
I _{CCH}	Power Supply Current			50	μA	Max	All Outputs HIGH
I _{CCL}	Power Supply Current			30	mA	Max	All Outputs LOW
I _{CCT}	Maximum I _{CC} /Input Outputs Enabled			1.5	mA	Max	$V_{I} = V_{CC} - 2.1V$
							Data Input $V_I = V_{CC} - 2.1V$
							All Others at V_{CC} or GND
ICCD	Dynamic I _{CC} No Load			0.3	mA/	Max	Outputs Open (Note 5)
					MHz	NIAX	One Bit Toggling, 50% Duty Cycle

Note 4: Guaranteed but not tested.

Note 5: For 8 bits toggling, I_{CCD} < 0.5 mA/MHz.

74ABT273

74ABT273

TAC Electrical Characteristics (SSOIC package) T_A = +25°C T_A = -55°C to +125°C T_A = -55°C to +125°C T_A = -40°C to +85°C

Symbol	Parameter	V _{CC} = +5.0V C _L = 50 pF		$V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$		$V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$		Units	
		Min	Тур	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	150	200		150		150		MHz
t _{PLH}	Propagation Delay	2.0		6.0	1.0	7.0	2.0	6.0	
t _{PHL}	CP to O _n	2.8		6.8	1.0	7.5	2.8	6.8	ns
t _{PHL}	Propagation Delay MR to O _n	2.5		7.4	1.0	8.2	2.5	7.4	ns


AC Operating Requirements

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_A = -55 ^{\circ}C \text{ to } +125 ^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_{L} = 50 \text{ pF}$		Units
		Min	Max	Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH	2.0		2.0	1	2.0		ns
t _S (L)	or LOW D _n to CP	2.5		2.5	1. 13. 1	2.5		115
t _H (H)	Hold Time, HIGH	1.2		1.4	612	1.2		
t _H (L)	or LOW D _n to CP	1.2		1.4		1.2		ns
t _W (H)	Pulse Width, CP,	3.3	S.	3.3	A.1-	3.3		20
t _W (L)	HIGH or LOW	3.3	132	3.3	N 1	3.3		ns
t _W (L)	Master Reset Pulse	3.3		3.3		3.3		20
	Width, LOW	5.5		3.5		3.3		ns
t _{REC}	Recovery Time	20		2.0		2.0		
	MR to CP	2.0		2.0		2.0		ns

Capacitance


(SOIC package)								
Symbol	Parameter	Тур	Units	Conditions T _A = 25°C				
C _{IN}	Input Capacitance	5	pF	$V_{CC} = 0V$				
COUT (Note 6)	Output Capacitance	9	pF	$V_{CC} = 5.0V$				


Note 6: C_{OUT} is measured at frequency f = 1 MHz, per MIL-STD-833, Method 3012.



74ABT273


www.fairchildsemi.com






74ABT273

www.fairchildsemi.com





www.fairchildsemi.com