

## 74LCX273 Low-Voltage Octal D Flip-Flop with 5V Tolerant Inputs and Outputs

## **General Description**

The LCX273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) input load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.


The device is designed for low voltage (3.3V)  $V_{CC}$  applications with capability of interfacing to a 5V signal environment. The LCX273 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.



November 1996

## **Features**

- 5V tolerant inputs and outputs
- 10 µA I<sub>CCQ</sub> max
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal
- 2.0V-3.6V V<sub>CC</sub> supply operation
- ±24 mA output drive
- Implements patented Quiet Series<sup>TM</sup> noise/EMI reduction circuitry
- Functionally compatible with the 74 series 273
- Latch-up performance exceeds 500 mA
- ESD performance: Human Body Model > 2000V
  - Machine Model > 200V 69



© 1996 National Semiconductor Corporation TL/F/12640

RRD-B30M17/Printed in U. S. A.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.