

April 1988 Revised August 1999

74F524 8-Bit Registered Comparator

General Description

The 74F524 is an 8-bit bidirectional register with parallel input and output plus serial input and output progressing from LSB to MSB. All data inputs, serial and parallel, are loaded by the rising edge of the input clock. The device functions are controlled by two control lines $(S_0,\,S_1)$ to execute shift, load, hold and read out.

An 8-bit comparator examines the data stored in the registers and on the data bus. Three true-HIGH, open-collector outputs representing "register equal to bus", "register greater than bus" and "register less than bus" are provided. These outputs can be disabled to the OFF state by the use of Status Enable (SE). A mode control has also been provided to allow twos complement as well as magnitude compare. Linking inputs are provided for expansion to longer

Features


- 8-Bit bidirectional register with bus-oriented input-output
- Independent serial input-output to register
- Register bus comparator with "equal to", "greater than" and "less than" outputs
- Cascadable in groups of eight bits
- Open-collector comparator outputs for AND-wired expansion
- Twos complement or magnitude compare

Ordering Code:


Order Number	Package Number			Package Description
74F524SC	M20B	20-Lead S	mall Outli	line Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F524PC	N20A	20-Lead P	lastic Dua	al-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
S ₀ , S ₁	Mode Select Inputs	1.0/1.0	20 μA/-0.6 mA	
C/SI	Status Priority or Serial Data Input	1.0/1.0	20 μA/-0.6 mA	
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/-0.6 mA	
SE	Status Enable Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA	
М	Compare Mode Select Input	1.0/1.0	20 μA/-0.6 mA	
I/O ₀ –I/O ₇	Parallel Data Inputs or	3.5/1.083	70 μA/–0.65 mA	
	3-STATE Parallel Data Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)	
C/SO	Status Priority or Serial Data Output	50/33.3	−1 mA/20 mA	
LT	Register Less Than Bus Output	OC (Note 1) /33.3	(Note 1) /20 mA	
EQ	Register Equal Bus Output	OC(Note 1) /33.3	(Note 1) /20 mA	
GT	Register Greater Than Bus Output	OC(Note 1) /33.3	(Note 1) /20 mA	

Note 1: OC = Open Collector

Number Representation Select Table

M	Operation
L	Magnitude Compare
Н	Twos Complement Compare

Select Truth Table

S ₀	S ₁	Operation						
L	L	Hold—Retains Data in Shift Register						
L	Ĥ	Read—Read Contents in Register onto Data Bus,						
		Data Remains in Register Unaffected by Clock						
Н	L	Shift—Allows Serial Shifting on Next Rising Clock Edge						
Н	Н	Load—Load Data on Bus into Register						

Status Truth Table

(Hold Mode)

	Inputs			Outputs				
SE	C/SI	Data Comparison	EQ	GT	LT	C/SO		
Н	Н	Х	Н	Н	Н	1		
L	L	$O_A - O_H > I/O_0 - I/O_7$	L	Н	Н	L		
Х	L	$O_A - O_H = I/O_0 - I/O_7$	Н	Н	Н	L		
Н	L	$O_A - O_H < I/O_0 - I/O_7$	L	Н	Н	L		
Н	Н	$O_A - O_H > I/O_0 - I/O_7$	L	Н	L	L		
Н	Н	$O_A - O_H = I/O_0 - I/O_7$	Н	L	L	Н		
L	Н	$O_A - O_H < I/O_0 - I/O_7$	L	L	Н	L		

^{1 =} HIGH if data are equal, otherwise LOW H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

Functional Description

The 74F524 contains eight D-type flip-flops connected as a shift register with provision for either parallel or serial loading. Parallel data may be read from or loaded into the registers via the data bus $I/O_0-I/O_7$. Serial data is entered from the C/SI input and may be shifted into the register and out through the C/SO output. Both parallel and serial data entry occur on the rising edge of the input clock (CP). The operation of the shift register is controlled by two signals S_0 and S_1 according to the Select Truth Table. The 3-STATE parallel output buffers are enabled only in the Read mode.

One port of an 8-bit comparator is attached to the data bus while the other port is tied to the outputs of the internal register. Three active-OFF, open-collector outputs indicate whether the contents held in the shift register are "greater than", (GT), "less than" (LT), or "equal to" (EQ) the data on the input bus. A HIGH signal on the Status Enable (SE) input disables these outputs to the OFF state. A mode control input (M) allows selection between a straightforward magnitude compare or a comparison between twos complement numbers.

For "greater than" or "less than" detection, the C/SI input must be held HIGH, as indicated in the Status Truth Table. The internal logic is arranged such that a LOW signal on the C/SI input disables the "greater than" and "less than" outputs. The C/SO output will be forced HIGH if the "equal to" status condition exists, otherwise C/SO will be held LOW. These facilities enable the 74F524 to be cascaded for word length greater than eight bits.

Word length expansion (in groups of eight bits) can be achieved by connecting the C/SO output of the more signif-

icant byte to the C/SI input of the next less significant byte and also to its own \overline{SE} input (see Figure 1). The C/SI input of the most significant device is held HIGH while the \overline{SE} input of the least significant device is held LOW. The corresponding status outputs are AND-wired together. In the case of twos complement number compare, only the Mode input to the most significant device should be HIGH. The Mode inputs to all other cascaded devices are held LOW.

Suppose that an inequality condition is detected in the most significant device. Assuming that the byte stored in the register is greater than the byte on the data bus, the EQ and LT outputs will be pulled LOW and the GT output will float HIGH. Also the C/SO output of the most significant device will be forced LOW, disabling the subsequent devices but enabling its own status outputs. The correct status condition is thus indicated. The same applies if the registered byte is less than the data byte, only in this case the EQ and GT outputs go LOW and LT output floats HIGH.

If an equality condition is detected in the most significant device, its C/SO output is forced HIGH. This enables the next less significant device and also disables its own status outputs. In this way, the status output priority is handed down to the next less significant device which now effectively becomes the most significant byte. The worst case propagation delay for a compare operation involving "n" cascaded 74F524s will be when an equality condition is detected in all but the least significant byte. In this case, the status priority has to ripple all the way down the chain before the correct status output is established. Typically, this will take $35+6(n{-}2)\,\mathrm{ns}.$

Function Diagram





FIGURE 1. Cascading 74F524s for Comparing Longer Words



Absolute Maximum Ratings(Note 2)

Storage Temperature -65°C to +150°C Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias -55°C to +150C V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V Input Voltage (Note 3) -0.5V to +7.0V Input Current (Note 3) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

Standard Output –0.5V to $V_{\mbox{\footnotesize CC}}$ 3-STATE Output -0.5V to +5.5V

Current Applied to Output

twice the rated I_{OL} (mA) in LOW State (Max)

Recommended Operating Conditions

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		Parameter Min		Max	Units	Vcc	Conditions	
V _{IH}	Input HIGH Voltage		2.0			V	35 P	Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage				0.8	V	3.	Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	l _{IN} = −18 mA	
V _{OH}	Output HIGH	10% V _{CC}	2.5		20 1		1	I _{OH} = -1 mA	
	Voltage	10% V _{CC}	2.4		132	V	Min	$I_{OH} = -3 \text{ mA}$	
		5% V _{CC}	2.7			.0	IVIIII	$I_{OH} = -1 \text{ mA}$	
		5% V _{CC}	2.7			-		$I_{OH} = -3 \text{ mA}$	
V _{OL}	Output LOW	10% V _{CC}			0.5	V	Min	$I_{OL} = 20 \text{ mA } (I/O_n)$	
	Voltage	10% V _{CC}	- 1)		0.5	V	IVIIII	I _{OL} = 24 mA (LT, GT, EQ, C/SO)	
I _{IH}	Input HIGH Current				5.0	μΑ	Max	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current				7.0		Max	V _{IN} = 7.0V	
	Breakdown Test				7.0	μΑ	IVIAX		
I _{CEX}	Output HIGH				50		Max	$V_{OUT} = V_{CC} (I/O_n, C/SO)$	
	Leakage Current				50	μΑ	IVIAX		
V _{ID}	Input Leakage		4.75		٧	0.0	$I_{ID} = 1.9 \mu A$		
	Test		4.75			V	0.0	All Other Pins Grounded	
I _{OD}	Output Leakage				3.75		0.0	V _{IOD} = 150 mV	
	Circuit Current				3.73	μΑ	0.0	All Other Pins Grounded	
I _{IL}	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$	
I _{IH} + I _{OZH}	Output Leakage Curre	nt			70	μΑ	Max	$V_{I/O} = 2.7V$	
I _{IL} + I _{OZL}	Output Leakage Curre	nt			-650	μΑ	Max	$V_{I/O} = 0.5V$	
los	Output Short-Circuit Co	urrent	-60		-150	mA	Max	V _{OUT} = 0V	
Гонс	Open Collector, Output	t			250	μА	Min	$V_{OUT} = V_{CC}$	
	OFF Leakage Test				230	μΑ	IVIIII	VOUT = VCC	
I _{CCH}	Power Supply Current			128	180	mA	Max	V _O = HIGH	
I _{CCL}	Power Supply Current			128	180	mA	Max	$V_O = LOW$	
I _{CCZ}	Power Supply Current			128	180	mA	Max	V _O = HIGH Z	


5


			T _A = +25°C	;	T _A = 0°C		
			V _{CC} = +5.0V	,	V _{CC} =		
Symbol	Parameter		C _L = 50 pF		C _I =	ι	
		Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Shift Frequency	50	75	IIIIA	50	mux	
t _{PLH}	Propagation Delay	9.0	16.5	20.0	9.0	21.0	<u> </u>
t _{PHL}	I/O _n to EQ	5.0	9.5	12.0	5.0	13.0	
t _{PLH}	Propagation Delay	8.5	14.1	19.0	8.5	20.0	
t _{PHL}	I/O _n to GT	6.5	13.0	16.5	6.5	17.5	
t _{PLH}	Propagation Delay	7.0	15.5	20.0	7.0	21.0	
t _{PHL}	I/O _n to LT	4.5	10.0	14.0	4.5	15.0	
t _{PLH}	Propagation Delay	8.0	15.2	19.5	8.0	20.5	
t _{PHL}	I/O _n to C/SO	6.0	12.5	16.0	6.0	17.0	
t _{PLH}	Propagation Delay	10.0	20.0	25.0	10.0	26.0	
t _{PHL}	CP to EQ	4.0	8.5	16.5	4.0	17.5	
t _{PLH}	Propagation Delay	10.0	16.5	21.0	10.0	22.0	-
t _{PHL}	CP to GT	8.5	17.0	22.0	8.5	23.0	
t _{PLH}	Propagation Delay	9.0	20.0	25.0	9.0	26.0	
t _{PHL}	CP to LT	5.5	13.5	17.0	5 .5	18.0	
t _{PLH}	Propagation Delay		1 10	4			
	CP to C/SO (Load)	8.5	16.5	21.0	8.5	22.0	
t _{PLH}	Propagation Delay	5.0	10.0	13.0	5.0	14.0	
t _{PHL}	CP to C/SO (Serial Shift)	4.5	9.0	11.5	4.5	12.5	
t _{PLH}	Propagation Delay	9.0	15.0	19.0	9.0	20.0	
t _{PHL}	C/SI to GT	3.0	6.5	8.5	3.0	9.5	
t _{PLH}	Propagation Delay	8.0	15.5	20.0	8.0	21.0	
t _{PHL}	C/SI to LT	3.5	6.5	8.5	3.5	9.5	
t _{PLH}	Propagation Delay	6.5	11.5	14.5	6.5	15.5	
t _{PHL}	S ₀ , S ₁ to C/SO	5.5	14.0	18.0	5.5	19.0	
t _{PLH}	Propagation Delay	3.5	8.0	10.5	3.5	11.5	
t _{PHL}	SE to EQ	2.5	6.0	8.0	2.5	9.0	
t _{PLH}	Propagation Delay	6.5	12.5	16.0	6.5	17.0	
t _{PHL}	SE to GT	3.5	6.0	8.0	3.5	9.0	
t _{PLH}	Propagation Delay	5.0	10.5	13.5	5.0	14.5	-
t _{PHL}	SE to LT	3.5	6.0	8.0	3.5	9.0	
t _{PLH}	Propagation Delay	4.0	8.5	11.0	4.0	12.0	
t _{PHL}	C/SI to C/SO	4.0	8.5	11.0	4.0	12.0	
t _{PLH}	Propagation Delay	8.0	15.0	19.5	8.0	20.5	
t _{PHL}	M to GT	6.0	12.0	17.5	6.0	18.5	
t _{PLH}	Propagation Delay	8.0	17.0	22.0	8.0	23.0	
t _{PHL}	M to LT	4.5	9.5	12.0	4.5	13.0	
t _{PLH}	Propagation Delay	15.0	25.0	33.0	15.0	35.0	
t _{PHL}	S ₀ , S ₁ to EQ	9.0	15.0	19.0	9.0	20.0	
t _{PLH}	Propagation Delay	10.5	18.0	23.0	10.5	24.0	1
t _{PHL}	S ₀ , S ₁ to GT	10.5	18.0	23.0	10.5	24.0	
t _{PLH}	Propagation Delay	13.0	22.0	28.0	13.0	30.0	1
t _{PHL}	S ₀ , S ₁ to LT	12.0	19.0	24.0	12.0	25.0	
t _{PZH}	Output Enable Time	4.5	10.0	13.0	4.5	14.0	
t _{PZL}	S ₀ , S ₁ to I/O _n	5.5	11.0	15.0	5.5	16.0	
t _{PHZ}	Output Disable Time	3.5	8.0	12.0	3.5	13.0	1
t _{PLZ}	S ₀ , S ₁ to I/O _n	4.5	9.6	12.5	4.5	13.5	

AC Operating Requirements

Symbol		T _A = -	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$	
	Parameter	V _{CC} =				
		Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	6.0		6.0		
t _S (L)	I/O _n to CP	6.0		6.0		ns
t _H (H)	Hold Time, HIGH or LOW	0		0		115
t _H (L)	I/O _n to CP	0		0		
t _S (H)	Setup Time, HIGH or LOW	10.0		10.0		
t _S (L)	S ₀ or S ₁ to CP	10.0		10.0		ns
t _H (H)	Hold Time, HIGH or LOW	0		0		115
t _H (L)	S ₀ or S ₁ to CP	0		0		
t _S (H)	Setup Time, HIGH or LOW	7.0		7.0		
t _S (L)	C/SI to CP	7.0		7.0		ns
t _H (H)	Hold Time, HIGH or LOW	0		0		115
t _H (L)	C/SI to CP	0		0		
t _{\\\/} (H)	Clock Pulse Width, HIGH	5.0		5.0		ns







20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com