74AUP1G07

Low-power buffer with open-drain output Rev. 02 — 14 June 2007

Product data sheet

General description 1.

The 74AUP1G07 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire V_{CC} range from 0.8 V to 3.6 V.

This device ensures a very low static and dynamic power consumption across the entire V_{CC} range from 0.8 V to 3.6 V.

This device is fully specified for partial Power-down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

The 74AUP1G07 provides the single non-inverting buffer with open-drain output. The output of the device is an open drain and can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.

Features 2.

- Wide supply voltage range from 0.8 V to 3.6 V
- High noise immunity
- Complies with JEDEC standards:
 - ◆ JESD8-12 (0.8 V to 1.3 V)
 - ◆ JESD8-11 (0.9 V to 1.65 V)
 - ◆ JESD8-7 (1.2 V to 1.95 V)
 - ◆ JESD8-5 (1.8 V to 2.7 V)
 - ◆ JESD8-B (2.7 V to 3.6 V)
- ESD protection:
 - HBM JESD22-A114E Class 3A exceeds 5000 V
 - MM JESD22-A115-A exceeds 200 V
 - CDM JESD22-C101C exceeds 1000 V
- Low static power consumption; $I_{CC} = 0.9 \mu A$ (maximum)
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- Inputs accept voltages up to 3.6 V
- Low noise overshoot and undershoot < 10 % of V_{CC}
- I_{OFF} circuitry provides partial Power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



Low-power buffer with open-drain output

3. Ordering information

Table 1. Ordering information


Type number	Package							
	Temperature range	Name	Description	Version				
74AUP1G07GW	–40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads; body width 1.25 mm	SOT353-1				
74AUP1G07GM	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1.45 \times 0.5 mm	SOT886				
74AUP1G07GF	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1 \times 0.5 mm	SOT891				

4. Marking

Table 2. Marking

Type number	Marking code
74AUP1G07GW	pS
74AUP1G07GM	pS
74AUP1G07GF	pS 4 19


5. Functional diagram



Low-power buffer with open-drain output

Pinning information 6.

6.1 Pinning



6.2 Pin description

Table 3. Pin description

_	Pin configuration SOT353-1 (TSSOP5)	Fig 5. Pin config (XSON6)						
	6.2 Pin descrip	otion	多 为事物	CU				
Table 3.	Pin description		18 3					
Symbol	Pin		Description					
	TSSOP5	XSON6						
n.c.	1	1	not connected					
Α	2	2	data input					
GND	3	3	ground (0 V)					
Υ	4	4	data output					
n.c.		5	not connected					
V_{CC}	5	6	supply voltage					

Functional description

Function table[1] Table 4.

Input	Output
A	Υ
L	L
H	Z

- [1] H = HIGH voltage level;
 - L = LOW voltage level;
 - Z = high-impedance OFF state.

74AUP1G07 2 © NXP B.V. 2007. All rights reserved.

Low-power buffer with open-drain output

Limiting values

Table 5. **Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+4.6	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
V_{I}	input voltage		[1] -0.5	+4.6	V
I _{OK}	output clamping current	V _O < 0 V	-	-50	mA
V_{O}	output voltage	Active mode and Power-down mode	[<u>1</u>] –0.5	+4.6	V
lo	output current	$V_O = 0 V \text{ to } V_{CC}$	-	+20	mA
I _{CC}	supply current		-	50	mA
I_{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	<u>[2]</u> _	250	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

9.

Recommended operating conditions Table 6.

Symbol	Parameter Conditions	Min	Max	Unit
V_{CC}	supply voltage	0.8	3.6	V
VI	input voltage	0	3.6	V
Vo	output voltage Active mode and Power-down mode	0	3.6	V
T _{amb}	ambient temperature	-40	+125	°C
Δt/ΔV	input transition rise and fall rate $V_{CC} = 0.8 \text{ V}$ to 3.6 V	0	200	ns/V

For TSSOP5 packages: above 87.5 °C the value of Ptot derates linearly with 4.0 mW/K. For XSON6 packages: above 45 °C the value of P_{tot} derates linearly with 2.4 mW/K.

Recommended operating conditions

Low-power buffer with open-drain output

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

N-level input voltage W-level input voltage	$V_{CC} = 0.8 \text{ V}$ $V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 0.8 \text{ V}$ $V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ $V_{I} = V_{IH} \text{ or } V_{IL}$	0.70 × V _{CC} 0.65 × V _{CC} 1.6 2.0 -		- - - 0.30 × V _{CC} 0.35 × V _{CC}	
V-level input voltage	$V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 0.8 \text{ V}$ $V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	0.65 × V _{CC} 1.6 2.0 -			V V V
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 0.8 \text{ V}$ $V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.6 2.0 -	- - - -		V V V
	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 0.8 \text{ V}$ $V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	2.0	- - - -		V V
	$V_{CC} = 0.8 \text{ V}$ $V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	-	- - -		V
	$V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		-		
V-level output voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		-	$0.35 \times V_{CC}$	
V-level output voltage	V _{CC} = 3.0 V to 3.6 V	-	-	50	V
V-level output voltage		_		0.7	V
V-level output voltage	$V_1 = V_{111} \text{ or } V_{11}$		-	0.9	V
	I_O = 20 μ A; V_{CC} = 0.8 V to 3.6 V	- 4	-	0.1	V
	I _O = 1.1 mA; V _{CC} = 1.1 V	145 /11	-	$0.3 \times V_{CC}$	V
	$I_{O} = 20 \mu\text{A}; V_{CC} = 0.8 \text{V} \text{to} 3.6 \text{V}$ $I_{O} = 1.1 \text{mA}; V_{CC} = 1.1 \text{V}$ $I_{O} = 1.7 \text{mA}; V_{CC} = 1.4 \text{V}$ $I_{O} = 1.9 \text{mA}; V_{CC} = 1.65 \text{V}$ $I_{O} = 2.3 \text{mA}; V_{CC} = 2.3 \text{V}$ $I_{O} = 3.1 \text{mA}; V_{CC} = 2.3 \text{V}$ $I_{O} = 2.7 \text{mA}; V_{CC} = 3.0 \text{V}$	CL		0.31	V
	I _O = 1.9 mA; V _{CC} = 1.65 V	M.	-	0.31	V
	$I_0 = 2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$		-	0.31	V
	$I_{O} = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.44	V
	$I_{\rm O} = 2.7$ mA; $V_{\rm CC} = 3.0$ V	-	-	0.31	V
	$I_{O} = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.44	V
ıt leakage current	$V_{I} = GND \text{ to } 3.6 \text{ V}; V_{CC} = 0 \text{ V to } 3.6 \text{ V}$	-	-	±0.1	μΑ
-state output current	$V_I = V_{IH}$; $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V to 3.6 V	-	-	±0.1	μΑ
er-off leakage current	V_I or $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V	-	-	±0.2	μΑ
itional power-off cage current	V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC} = 0$ V to 0.2 V	-	-	±0.2	μΑ
ply current	V_I = GND or V_{CC} ; I_O = 0 A; V_{CC} = 0.8 V to 3.6 V	-	-	0.5	μΑ
itional supply current	$V_I = V_{CC} - 0.6 \text{ V}; I_O = 0 \text{ A}; V_{CC} = 3.3 \text{ V}$	-	-	40	μΑ
ıt capacitance	$V_{CC} = 0 \text{ V to } 3.6 \text{ V}; V_I = \text{GND or } V_{CC}$	-	8.0	-	pF
out capacitance	output enabled; $V_O = GND$; $V_{CC} = 0 V$	-	1.7	-	pF
	output disabled; $V_O = GND$; $V_{CC} = 0 V$	-	1.1	-	pF
to +85 °C					
H-level input voltage	V _{CC} = 0.8 V	$0.70 \times V_{CC}$	-	-	V
	V _{CC} = 0.9 V to 1.95 V	$0.65 \times V_{CC}$	-	-	V
	V _{CC} = 2.3 V to 2.7 V	1.6	-	-	V
	V _{CC} = 3.0 V to 3.6 V	2.0	-	-	V
V-level input voltage	V _{CC} = 0.8 V	-	-	$0.30 \times V_{CC}$	V
	V _{CC} = 0.9 V to 1.95 V	-	-	$0.35 \times V_{CC}$	
	V _{CC} = 2.3 V to 2.7 V	-	-	0.7	V
	V _{CC} = 3.0 V to 3.6 V	-	-	0.9	V
٧-	level input voltage	elevel input voltage $V_{CC} = 0.8 \text{ V}$ $V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} = 0.8 V - V _{CC} = 0.9 V to 1.95 V - V _{CC} = 2.3 V to 2.7 V -	V _{CC} = 0.8 V V _{CC} = 0.9 V to 1.95 V V _{CC} = 2.3 V to 2.7 V	Plevel input voltage $V_{CC} = 0.8 \text{ V}$ - $0.30 \times V_{CC}$ $V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$ - $0.35 \times V_{CC}$ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ - 0.7

Low-power buffer with open-drain output

Table 7. Static characteristics ...continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		I_O = 20 μ A; V_{CC} = 0.8 V to 3.6 V	-	-	0.1	V
		I _O = 1.1 mA; V _{CC} = 1.1 V	-	-	$0.3\times V_{\text{CC}}$	V
		$I_{O} = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	-	-	0.37	V
		$I_{O} = 1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.35	V
		I_{O} = 2.3 mA; V_{CC} = 2.3 V	-	-	0.33	V
		$I_{O} = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.45	V
		$I_{O} = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.33	٧
		$I_{O} = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.45	V
l _l	input leakage current	$V_I = GND$ to 3.6 V; $V_{CC} = 0$ V to 3.6 V	-	-	±0.5	μΑ
l _{oz}	OFF-state output current	$V_I = V_{IH}$; $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V to 3.6 V	-	-	±0.5	μΑ
loff	power-off leakage current	V_I or $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V	- a.	-	±0.5	μΑ
ΔI_{OFF}	additional power-off leakage current	V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC} = 0$ V to 0.2 V	2. 11	-	±0.6	μΑ
Icc	supply current	$\begin{split} &V_{I} \text{ or } V_{O} = 0 \text{ V to } 3.6 \text{ V; } V_{CC} = 0 \text{ V} \\ &V_{I} \text{ or } V_{O} = 0 \text{ V to } 3.6 \text{ V; } \\ &V_{CC} = 0 \text{ V to } 0.2 \text{ V} \\ &V_{I} = \text{GND or } V_{CC}; I_{O} = 0 \text{ A; } \\ &V_{CC} = 0.8 \text{ V to } 3.6 \text{ V} \\ &V_{I} = V_{CC} - 0.6 \text{ V; } I_{O} = 0 \text{ A; } V_{CC} = 3.3 \text{ V} \end{split}$	U.C.	-	0.9	μΑ
Δl _{CC}	additional supply current	$V_I = V_{CC} - 0.6 \text{ V}; I_O = 0 \text{ A}; V_{CC} = 3.3 \text{ V}$	-	-	50	μΑ
T _{amb} = -	40 °C to +125 °C					
V _{IH} F	HIGH-level input voltage	V _{CC} = 0.8 V	$0.75 \times V_{CC}$	-	-	V
		V _{CC} = 0.9 V to 1.95 V	$0.70 \times V_{CC}$	-	-	V
		V _{CC} = 2.3 V to 2.7 V	1.6	-	-	V
		V _{CC} = 3.0 V to 3.6 V	2.0	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 0.8 V	-	-	$0.25 \times V_{CC}$	V
		V _{CC} = 0.9 V to 1.95 V	-	-	$0.30 \times V_{CC}$	V
		V _{CC} = 2.3 V to 2.7 V	-	-	0.7	V
		V _{CC} = 3.0 V to 3.6 V	-	-	0.9	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		I_O = 20 μ A; V_{CC} = 0.8 V to 3.6 V	-	-	0.11	V
		$I_O = 1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	-	-	$0.33 \times V_{CC}$	V
		$I_O = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	-	-	0.41	V
		$I_O = 1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.39	V
		I_{O} = 2.3 mA; V_{CC} = 2.3 V	-	-	0.36	V
		$I_{O} = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.50	V
		$I_{O} = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.36	V
		$I_{O} = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.50	V
I	input leakage current	V_I = GND to 3.6 V; V_{CC} = 0 V to 3.6 V	-	-	±0.75	μΑ
l _{OZ}	OFF-state output current	$V_I = V_{IH}$; $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V to 3.6 V	-	-	±0.75	μΑ
loff	power-off leakage current	V_{I} or $V_{O} = 0 \text{ V}$ to 3.6 V; $V_{CC} = 0 \text{ V}$	-	-	±0.75	μΑ

Low-power buffer with open-drain output

 Table 7.
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ΔI_{OFF}	additional power-off leakage current	V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC} = 0$ V to 0.2 V	-	-	±0.75	μΑ
I _{CC}	supply current	V_I = GND or V_{CC} ; I_O = 0 A; V_{CC} = 0.8 V to 3.6 V	-	-	1.4	μΑ
ΔI_{CC}	additional supply current	$V_I = V_{CC} - 0.6 \text{ V}; I_O = 0 \text{ A}; V_{CC} = 3.3 \text{ V}$	-	-	75	μΑ

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.

Symbol	Parameter	Conditions		25 °C		-40 °C to +125 °C			Unit
			Min	Typ[1]	Max	Min	Max (85 °C)	Max (125 °C)	
$C_L = 5 p$	F				(ك				
t _{pd}	propagation delay	A to Y; see Figure 7 [2]			14.				
		$V_{CC} = 0.8 V$	-	11.6	1 - A	13	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	2.1	4.1	7.5	1.7	9.1	10.0	ns
		V _{CC} = 1.4 V to 1.6 V	1.6	3.0	5.1	1.3	6.1	6.7	ns
		V _{CC} = 1.65 V to 1.95 V	1.6	2.7	4.0	1.2	5.0	5.5	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.1	2.1	3.2	0.9	4.0	4.4	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.4	2.2	2.8	1.1	3.3	3.6	ns
C _L = 10	pF								
t _{pd}	propagation delay	A to Y; see Figure 7 [2]							
		V _{CC} = 0.8 V	-	14.7	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	3.0	5.1	9.0	2.4	11.2	12.3	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	2.3	3.8	6.1	2.0	7.4	8.1	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	2.4	3.6	4.8	1.8	6.1	6.7	ns
		V_{CC} = 2.3 V to 2.7 V	1.7	2.8	3.8	1.3	4.8	5.3	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	2.2	3.1	4.2	1.6	4.5	5.0	ns
C _L = 15	pF								
t _{pd}	propagation delay	A to Y; see Figure 7 [2]							
		$V_{CC} = 0.8 \text{ V}$	-	17.7	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	3.5	6.1	10.4	3.2	13.1	14.5	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	3.0	4.5	6.8	2.6	8.6	9.4	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	2.8	4.4	6.7	2.2	7.8	8.6	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	2.4	3.4	4.5	1.9	5.3	5.8	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	2.2	4.0	5.7	1.9	6.1	6.7	ns

Low-power buffer with open-drain output

Table 8. Dynamic characteristics ...continued Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.

Symbol	Parameter	Conditions			25 °C		-40	0 °C to +1	25 °C	Unit
				Min	Typ[1]	Max	Min	Max (85 °C)	Max (125 °C)	
t _{pd}	propagation delay	A to Y; see Figure 7	[2]							
		$V_{CC} = 0.8 \text{ V}$		-	24.6	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$		4.8	9.0	15.6	4.3	18.8	20.7	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		4.1	6.7	9.4	3.7	11.8	13.0	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		3.8	6.8	9.7	3.2	11.0	12.1	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		3.7	5.2	6.7	3.0	7.1	7.8	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		3.6	6.4	9.7	2.8	10.4	11.4	ns



Low-power buffer with open-drain output

Table 8. **Dynamic characteristics** ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.

Symbol	Parameter	Parameter Conditions			25 °C		-40	0 °C to +1	25 °C	Unit
				Min	Typ[1]	Max	Min	Max (85 °C)	Max (125 °C)	
$C_L = 5 pl$	F, 10 pF, 15 pF and	30 pF								
C_{PD}	power dissipation capacitance	$f_i = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	[3]							
		$V_{CC} = 0.8 \text{ V}$		-	0.5	-	-	-	-	pF
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$		-	0.6	-	-	-	-	pF
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-	0.6	-	-	-	-	pF
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-	0.7	-	-	-	-	pF
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-	0.9	-	-	-	-	pF
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		-	1.2	-	-	-	-	pF

- [1] All typical values are measured at nominal V_{CC}.
- [2] t_{pd} is the same as t_{PZL} and t_{PLZ} .
- Com.cn [3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$

f_i = input frequency in MHz;

 f_0 = output frequency in MHz;


 C_1 = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_0)$ = sum of the outputs.

12. Waveforms



Measurement points are given in Table 9.

Logic level: V_{OL} is the typical output voltage drop that occur with the output load.


Fig 7. The data input (A) to output (Y) propagation delays

Table 9. **Measurement points**

Supply voltage	Input	Output	
V _{CC}	V _M	V _M	V _X
0.8 V to 1.6 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V _{OL} + 0.1 V
1.65 V to 2.7 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V _{OL} + 0.15 V
3.0 V to 3.6 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V _{OL} + 0.3 V

74AUP1G07 2 © NXP B.V. 2007. All rights reserved.

Low-power buffer with open-drain output



Test data is given in Table 10.

Definitions for test circuit:

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to the output impedance Z_0 of the pulse generator.

V_{EXT} = External voltage for measuring switching times.

Fig 8. Load circuitry for switching times

Table 10. Test data


Supply voltage	Load		V _{EXT}		
V _{CC}	CL	R _L [1]	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}
0.8 V to 3.6 V	5 pF, 10 pF, 15 pF and 30 pF	5 k Ω or 1 M Ω	open	GND	$2 \times V_{CC}$

[1] For measuring enable and disable times R_L = 5 k Ω , for measuring propagation delays, setup and hold times and pulse width R_L = 1 M Ω .

13. Package outline

TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm

SOT353-1



Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

	REFERENCES			EUROPEAN ISSUE DATE	
IEC	JEDEC	JEITA		PROJECTION	1330E DATE
	MO-203	SC-88A			-00-09-01 03-02-19
	IEC	IEC JEDEC	IEC JEDEC JEITA	IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION

Fig 9. Package outline SOT353-1 (TSSOP5)

74AUP1G07_2 © NXP B.V. 2007. All rights reserved.




Fig 10. Package outline SOT886 (XSON6)

74AUP1G07_2 © NXP B.V. 2007. All rights reserved.




Fig 11. Package outline SOT891 (XSON6)

74AUP1G07_2 © NXP B.V. 2007. All rights reserved.

Low-power buffer with open-drain output

14. Abbreviations

Table 11. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

15. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AUP1G07_2	20070614	Product data sheet	7 44 15 11	74AUP1G07_1
Modifications:	 Added I_{OZ} in 	Section 10, Table 7	水龙 C	
74AUP1G07_1	20061010	Product data sheet	8 3 11	-

Low-power buffer with open-drain output

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

Low-power buffer with open-drain output

18. Contents

1	General description 1
2	Features
3	Ordering information 2
4	Marking 2
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning
6.2	Pin description
7	Functional description 3
8	Limiting values 4
9	Recommended operating conditions 4
10	Static characteristics 5
11	Dynamic characteristics
12	Waveforms
13	Package outline
14	Abbreviations 14
15	Package outline 11 Abbreviations 14 Revision history 14 Legal information 15 Data sheet status 15 Definitions 15 Disclaimers 15 Trademarks 15 Contact information 15
16	Legal information
16.1	Data sheet status
16.2	Definitions 15
16.3	Disclaimers
16.4	Trademarks15
17	
18	Contents



Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

