FAIRCHILD

SEMICONDUCTOR

74F845 8-Bit Transparent Latch

General Description


The 74F845 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity.

The 74F845 is functionally- and pin-compatible with AMD's Am29845.

Ordering Code:

Order Number F	Package Number	Package Description		
74F845SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide		
74F845SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide		





April 1988 Revised August 1999

Features

- 3-STATE outputs
- Direct replacement for AMD's Am29845

DS009601 © 1999 Fairchild Semiconductor Corporation

74F845


Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}	
Fill Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
D ₀ -D ₇	Data Inputs	1.0/1.0	20 µA/-0.6 mA	
O ₀ –O ₇	Data Outputs	150/40	–3.0 μA/24 mA	
$\overline{OE}_1 - \overline{OE}_3$	Output Enables	1.0/1.0	20 µA/–0.6 mA	
LE	Latch Enable	1.0/1.0	20 µA/–0.6 mA	
CLR	Clear	1.0/1.0	20 µA/–0.6 mA	
PRE	Preset	1.0/1.0	20 µA/–0.6 mA	


Functional Description

The 74F845 consists of eight D-type latches with 3-STATE outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation as the output transition follows the data in transition. On the LE HIGH-to-LOW transition, the data that meets the setup times is latched. Data appears on the bus when the output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the bus output is in the high impedance state.

Function Table







Absolute Maximum Ratings(Note 1)

Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature	
Supply Voltage	

74F845

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	Vcc	Conditions
VIH	Input HIGH Voltage		2.0			V	J. Th	Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage				0.8	- V -	-	Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH	10% V _{CC}	2.5		10 13			I _{OH} = -1 mA
	Voltage	10% V _{CC}	2.4		122		Min	$I_{OH} = -3 \text{ mA}$
		5% V _{CC}	2.7			O	IVIII	$I_{OH} = -1 \text{ mA}$
		5% V _{CC}	2.7					$I_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	10% V _{CC}			0.5	V	Min	I _{OL} = 24 mA
I _{IH}	Input HIGH Current				5.0	μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current				7.0		Maria)/ 7 0)/
	Breakdown Test				7.0	μA	Max	V _{IN} = 7.0V
ICEX	Output HIGH	t HIGH			50	A	Max	
	Leakage Current				50	μA	IVIAX	$V_{OUT} = V_{CC}$
V _{ID}	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu A$
	Test		4.75			v	0.0	All Other Pins Grounded
l _{OD}	Output Leakage				3.75	A	0.0	$V_{IOD} = 150 \text{ mV}$
	Circuit Current				3.75	μA	0.0	All Other Pins Grounded
IIL	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$
I _{OZH}	Output Leakage Current				50	μA	Max	$V_{OUT} = 2.7V$
I _{OZL}	Output Leakage Current				-50	μA	Max	$V_{OUT} = 0.5V$
los	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$
I _{ZZ}	Bus Drainage Test				500	μA	0.0V	V _{OUT} = 5.25V
I _{CCZ}	Power Supply Current			63	85	mA	Max	$V_{\Omega} = HIGH Z$


S	
4	
œ	
ш	
4	
N	

AC Electrical Characteristics

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A}=0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC}=+5.0V$ $C_{L}=50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	2.5	4.8	8.0	2.0	9.0	ns
t _{PHL}	D _n to O _n	1.5	3.6	6.5	1.5	7.0	115
t _{PLH}	Propagation Delay	5.0	8.1	12.0	4.5	13.5	ns
t _{PHL}	LE to O _n	2.0	4.4	7.5	2.0	8.0	
t _{PLH}	Propagation Delay	3.0	5.9	10.0	2.5	11.0	ns
	PRE to On	0.0	0.0	10.0	2.0	11.0	110
t _{PHL}	Propagation Delay	3.0	6.5	10.0	2.5	11.0	ns
	CLR to On	5.0					
t _{PZH}	Output Enable Time	2.5	5.8	9.5	2.0	10.5	ns
t _{PZL}	OE to On	2.5	7.6	12.0	2.0	13.0	
t _{PHZ}	Output Disable Time	1.0	3.1	7.5	1.0	8.5	1
t _{PLZ}	OE to On	1.0	2.8	6.5	1.0	7.5	ns
AC O	perating Requirements			A. A. T.			•

AC Operating Requirements

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$	Units	
		Min Max	Min Max		
_S (H)	Setup Time, HIGH or LOW	2.0	2.5	00	
t _S (L)	D _n to LE	2.0	2.5	ns	
H(H)	Hold Time, HIGH or LOW	2.5	3.0		
H(L)	D _n to LE	3.0	3.5	ns	
t _W (H)	LE Pulse Width, HIGH	4.0	4.0	ns	
w(L)	PRE Pulse Width, LOW	5.0	5.0	ns	
t _W (L)	CLR Pulse Width, LOW	5.0	5.0	ns	
REC	PRE Recovery Time	10.0	10.0	ns	
REC	CLR Recovery Time	12.0	13.0	ns	



74F845

