FAIRCHILD

SEMICONDUCTOR

April 1988 Revised July 1999 74F193 Up/Down Binary Counter with Separate Up/Down Clocks

74F193 Up/Down Binary Counter with Separate Up/Down Clocks


General Description

The 74F193 is an up/down modulo-16 binary counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are provided

that are used as the clocks for subsequent stages without extra logic, thus simplifying multi-stage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.

Ordering Code:

Ordering C	vode:	e_
Order Number	Package Number	Package Description
74F193SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
74F193SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F193PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide



63

Unit Loading/Fan Out

ш	
_	
4	
~	

D ' N	D	U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
CPU	Count Up Clock Input (Active Rising Edge)	1.0/3.0	20 µA/-1.8 mA	
CPD	Count Down Clock Input (Active Rising Edge)	1.0/3.0	20 μA/–1.8 mA	
MR	Asynchronous Master Reset Input (Active HIGH)	1.0/1.0	20 µA/-0.6 mA	
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA	
P ₀ -P ₃	Parallel Data Inputs	1.0/1.0	20 µA/-0.6 mA	
Q ₀ –Q ₃	Flip-Flop Outputs	50/33.3	-1 mA/20 mA	
TCD	Terminal Count Down (Borrow) Output (Active LOW)	50/33.3	-1 mA/20 mA	
TCU	Terminal Count Up (Carry) Output (Active LOW)	50/33.3	–1 mA/20 mA	

Functional Description

The 74F193 is a 4-bit binary synchronous up/down (reversible) counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.


A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by decrease the count by one. While counting with one clock input, the other should be held HIGH, as indicated in the Function Table.

The Terminal Count Up (TC11) and Terminal Count Down (\overline{TC}_D) outputs are normally HIGH. When the circuit has reached the maximum count state 15, the next HIGH-to-LOW transition of the Count Up Clock will cause \overline{TC}_U to go LOW. $\overline{\text{TC}}_{\text{U}}$ will stay LOW until CP_U goes HIGH again, thus effectively repeating the Count <u>Up</u> Clock, but delayed by two gate delays. Similarly, the \overline{TC}_D output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the $\overline{\text{TC}}$ outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

$$\overline{\mathsf{TC}}_{\mathsf{U}} = \mathsf{Q}_0 \bullet \mathsf{Q}_1 \bullet \mathsf{Q}_2 \bullet \mathsf{Q}_3 \bullet \overline{\mathsf{CP}}_{\mathsf{U}}$$
$$\overline{\mathsf{TC}}_{\mathsf{D}} = \overline{\mathsf{Q}}_0 \bullet \overline{\mathsf{Q}}_1 \bullet \overline{\mathsf{Q}}_2 \bullet \overline{\mathsf{Q}}_3 \bullet \overline{\mathsf{CP}}_{\mathsf{D}}$$

The 74F193 has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (PL) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data input (P0-P3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both clock inputs, and latch each Q output in the LOW state. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

Function Table





H = HIGH Voltage Level = LOW Voltage Level

X = Immaterial

= LOW-to-HIGH Clock Transition

State Diagram





74F193

74F193

Absolute Maximum Ratings(Note 1)

-65°C to +150°C

-55°C to +125°C

-55°C to +150°C

-0.5V to +7.0V

-0.5V to +7.0V

–0.5V to $V_{\mbox{\scriptsize CC}}$

-0.5V to +5.5V

twice the rated $I_{OL} \mbox{(mA)}$

-30 mA to +5.0 mA

Storage Temperature

Input Voltage (Note 2)

Input Current (Note 2)

Standard Output

3-STATE Output

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

Current Applied to Output

in LOW State (Max)

Ambient Temperature under Bias

Junction Temperature under Bias

V_{CC} Pin Potential to Ground Pin

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	Vcc	Conditions
V _{IH}	Input HIGH Voltage	2.0			V	lin .	Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V	~	Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	l _{iN} = -18 mA
V _{OH}	Output HIGH10% V _{CC} Voltage5% V _{CC}	2.5 2.7	32	2	v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW 10% V _{CC} Voltage			0.5	v	Min	I _{OL} = 20 mA
IIH	Input HIGH Current	N N		5.0		Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test			100 7.0	μA	Max	V _{IN} = 7.0V
ICEX	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC}$
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current			3.75	μA	0.0	V _{IOD} = 150 mV All Other Pins Grounded
I _{IL}	Input LOW Current			-0.6 -1.8	mA	Max	$V_{IN} = 0.5V (MR, \overline{PL}, P_n)$ $V_{IN} = 0.5V (CP_u, CP_D)$
I _{OS}	Output Short-Circuit Current	-60		-150	mA	Max	V _{OUT} = 0V
I _{CC}	Power Supply Current		38	55	mA	Max	

			$T_A = +25^{\circ}C$			to +70°C	
Symbol	Parameter		$V_{CC} = +5.0V$		V _{CC} =	+ 5.0V	Units
0,			$C_L = 50 \ pF$		$C_L = 50 \ pF$		Units
		Min	Тур	Max	Min	Max	
MAX	Maximum Count Frequency	100	125		90		MHz
PLH	Propagation Delay	4.0	7.0	9.0	4.0	10.0	
PHL	CP_U or CP_D to	3.5	6.0	8.0	3.5	9.0	ns
	TC _U or TC _D						
PLH	Propagation Delay	4.0	6.5	8.5	4.0	9.5	ns
PHL	CP _U or CP _D to Q _n	5.5	9.5	12.5	5.5	13.5	
PLH	Propagation Delay	3.0	4.5	7.0	3.0	8.0	ns
PHL	P _n to Q _n	6.0	11.0	14.5	6.0	15.5	
PLH	Propagation Delay	5.0	8.5	11.0	5.0	12.0	ns
PHL	PL to Q _n	5.5	10.0	13.0	5.5	14.0	
PHL	Propagation Delay	5.5	11.0	14.5	5.5	15.5	ns
	MR to Q _n						
PLH	Propagation Delay	6.0	10.5	13.5	6.0	14.5	
	MR to TC _U			4.5	P *		
PHL	Propagation Delay	6.0	11.5	14.5	6.0	15.5	
	MR to TC _D		- Sel	2	0		
PLH	Propagation Delay	7.0	12.0	15.5	7.0	16.5	ns
PHL	\overline{PL} to \overline{TC}_U or \overline{TC}_D	7.0	11.5	14.5	7.0	15.5	
PLH	Propagation Delay	7.0	11.5	14.5	7.0	15.5	
							ns
	$P_n \text{ to } \overline{TC}_U \text{ or } \overline{TC}_D$	6.5	11.0	14.0	6.5	15.0	ns
AC O	perating Requirements	6.5	T _A = -	14.0 ⊦25°C	T _A = 0°C	to +70°C	
		6.5	T _A = - V _{CC} =	14.0 +25°℃ +5.0V	T _A = 0°C V _{CC} =	to +70°C +5.0V	
AC O	perating Requirements Parameter	6.5	T _A = - V _{CC} = Min	14.0 ⊦25°C	T _A = 0°C V _{CC} = Min	to +70°C	
AC O Symbol	perating Requirements Parameter Setup Time, HIGH or LOW	6.5	T _A = - V _{CC} = <u>Min</u> 4.5	14.0 +25°℃ +5.0V	T _A = 0°C V _{CC} = <u>Min</u> 5.0	to +70°C +5.0V	
Symbol S(H) S(L)	Perating Requirements Parameter Setup Time, HIGH or LOW Pn to PL	6.5	T _A = - V _{CC} = Min 4.5 4.5	14.0 +25°℃ +5.0V	T _A = 0°C V _{CC} = <u>Min</u> 5.0 5.0	to +70°C +5.0V	Units
AC O Symbol	perating Requirements Parameter Setup Time, HIGH or LOW	6.5	T _A = - V _{CC} = <u>Min</u> 4.5	14.0 +25°℃ +5.0V	T _A = 0°C V _{CC} = <u>Min</u> 5.0	to +70°C +5.0V	
AC O Symbol S(H) S(L) H(H)	Perating Requirements Parameter Setup Time, HIGH or LOW Pn to PL	6.5	T _A = - V _{CC} = Min 4.5 4.5	14.0 +25°℃ +5.0V	T _A = 0°C V _{CC} = <u>Min</u> 5.0 5.0	to +70°C +5.0V	Units
AC O Symbol	Perating Requirements Parameter Setup Time, HIGH or LOW Pn to PL Hold Time, HIGH or LOW	6.5	T _A = - V _{CC} = Min 4.5 4.5 2.0	14.0 +25°℃ +5.0V	$T_A = 0^{\circ}C$ $V_{CC} =$ <u>Min</u> 5.0 5.0 2.0	to +70°C +5.0V	Units
AC 0 Symbol S(H) S(L) H(H) H(L) W(L)	Perating Requirements Parameter Setup Time, HIGH or LOW Pn to PL Hold Time, HIGH or LOW Pn to PL	6.5	T _A = - Vcc = Min 4.5 4.5 2.0 2.0	14.0 +25°℃ +5.0V	T_A = 0°C V _{CC} = <u>Min</u> 5.0 5.0 2.0 2.0	to +70°C +5.0V	Units
AC O Symbol (S(H) (S(L) (H) (H) (L)	Perating Requirements Parameter Setup Time, HIGH or LOW Pn to PL Hold Time, HIGH or LOW Pn to PL Hold Time, HIGH or LOW Pn to PL Hold Time, HIGH or LOW Pn to PL PL Pulse Width, LOW	6.5	T _A = - V _{CC} = Min 4.5 2.0 2.0 6.0	14.0 +25°℃ +5.0V	T _A = 0°C V _{CC} = Min 5.0 5.0 2.0 2.0 6.0	to +70°C +5.0V	Units ns
AC 0 Symbol S(H) S(L) H(L) W(L) W(L)	Perating Requirements Parameter Setup Time, HIGH or LOW Pn to PL Hold Time, HIGH or LOW Pn to PL Pold Time, HIGH or LOW Pn to PL Hold Time, HIGH or LOW Pn to PL PL Pulse Width, LOW CPU or CPD	6.5	T _A = - V _{CC} = Min 4.5 2.0 2.0 6.0	14.0 +25°℃ +5.0V	T _A = 0°C V _{CC} = Min 5.0 5.0 2.0 2.0 6.0	to +70°C +5.0V	Units ns
AC 0 Symbol S(H) S(L) H(H) H(L) W(L) W(L)	Perating Requirements Parameter Setup Time, HIGH or LOW Pn to PL Hold Time, HIGH or LOW Pn to PL Hold Time, HIGH or LOW Pn to PL Hold Time, HIGH or LOW Pn to PL PL Pulse Width, LOW CPU or CPD Pulse Width, LOW	6.5	T _A = - V _{CC} = Min 4.5 2.0 2.0 6.0	14.0 +25°℃ +5.0V	T _A = 0°C V _{CC} = Min 5.0 5.0 2.0 2.0 6.0	to +70°C +5.0V	Units ns
AC 0 Symbol S(H) S(L) H(H) H(L) W(L) M(L)	Perating Requirements Parameter Setup Time, HIGH or LOW Pn to PL Hold Time, HIGH or LOW Pn to PL PL Pulse Width, LOW CPU or CPD Pulse Width, LOW CPU or CPD	6.5	T _A = - Vcc = Min 4.5 4.5 2.0 2.0 6.0 5.0	14.0 +25°℃ +5.0V	$T_{A} = 0^{\circ}C$ $V_{CC} =$ Min 5.0 5.0 2.0 2.0 6.0 5.0	to +70°C +5.0V	Units ns ns
AC O Symbol 5(H) 5(L) 4(H) 4(L) 7(L) 7(L) 7(L)	Perating Requirements Parameter Setup Time, HIGH or LOW Pn to PL Hold Time, HIGH or LOW Pn to PL Hold Time, HIGH or LOW Pn to PL Hold Time, HIGH or LOW Pn to PL PL Pulse Width, LOW CPU or CPD Pulse Width, LOW CPU or CPD Pulse Width, LOW	6.5	T _A = - Vcc = Min 4.5 4.5 2.0 2.0 6.0 5.0	14.0 +25°℃ +5.0V	$T_{A} = 0^{\circ}C$ $V_{CC} =$ Min 5.0 5.0 2.0 2.0 6.0 5.0	to +70°C +5.0V	Units ns ns
AC O Symbol S(H) S(L) H(H) H(L) W(L) W(L) W(H)	Perating Requirements Parameter Setup Time, HIGH or LOW Pn to PL Hold Time, HIGH or LOW Pn to PL PL Pulse Width, LOW CPU or CPD Pulse Width, LOW (Change of Direction)	6.5	$T_{A} = - V_{CC} = - \frac{Min}{4.5}$ 4.5 2.0 2.0 6.0 5.0 10.0	14.0 +25°℃ +5.0V	$T_{A} = 0^{\circ}C$ $V_{CC} =$ Min 5.0 5.0 2.0 2.0 6.0 5.0 10.0	to +70°C +5.0V	Units ns ns ns
AC O Symbol S(H) S(L) H(H) H(L) M(L) M(L) M(H)	Parameter Parameter Setup Time, HIGH or LOW Pn to PL Hold Time, HIGH or LOW Pn to PL Hold Time, HIGH or LOW Pn to PL PL Pulse Width, LOW CPU or CPD Pulse Width, LOW CPU or CPD Pulse Width, LOW (Change of Direction) MR Pulse Width, HIGH Recovery Time	6.5	$ \begin{array}{r} T_A = - \\ V_{CC} = \\ \hline Min \\ 4.5 \\ 4.5 \\ 2.0 \\ 2.0 \\ 6.0 \\ 5.0 \\ 10.0 \\ 6.0 \\ \hline 6.0 \\ 6.0 \\ \hline 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ $	14.0 +25°℃ +5.0V	$T_{A} = 0^{\circ}C$ $V_{CC} =$ Min 5.0 5.0 2.0 2.0 6.0 5.0 10.0 6.0	to +70°C +5.0V	Units ns ns ns ns
AC 0 Symbol S(H) S(L) H(H) H(L) W(L)	Parameter Parameter Setup Time, HIGH or LOW Pn to PL Hold Time, HIGH or LOW Pn to PL Hold Time, HIGH or LOW Pn to PL PL Pulse Width, LOW CPU or CPD Pulse Width, LOW CPU or CPD Pulse Width, LOW (Change of Direction) MR Pulse Width, HIGH	6.5	$ \begin{array}{r} T_A = - \\ V_{CC} = \\ \hline Min \\ 4.5 \\ 4.5 \\ 2.0 \\ 2.0 \\ 6.0 \\ 5.0 \\ 10.0 \\ 6.0 \\ \hline 6.0 \\ 6.0 \\ \hline 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ 6.0 \\ $	14.0 +25°℃ +5.0V	$T_{A} = 0^{\circ}C$ $V_{CC} =$ Min 5.0 5.0 2.0 2.0 6.0 5.0 10.0 6.0	to +70°C +5.0V	Units ns ns ns ns


ſ

74F193



www.fairchildsemi.com

6



74F193 Up/Down Binary Counter with Separate Up/Down Clocks