

## 74F162A Synchronous Presetable BCD Decade Counter

### General Description

The 74F162A is a high-speed synchronous decade counter operating in the BCD (8421) sequence. They are synchronously presetable for applications in programmable dividers. The F162A has a Synchronous Reset input that overrides counting and parallel loading and allows all outputs to be simultaneously reset on the rising edge of the clock. The F162A is a high speed version of the F162.

### Features


- Synchronous counting and loading
- High-speed synchronous expansion
- Typical count rate of 120 MHz

### Ordering Code:



Order Number	Package Number	Package Description
74F162ASC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74F162APC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### Connection Diagram



### Logic Symbols



## Unit Loading/Fan Out

Pin Names	Description	U.L.	Input $I_{IH}/I_{IL}$
		HIGH/LOW	Output $I_{OH}/I_{OL}$
CEP	Count Enable Parallel Input	1.0/1.0	20 $\mu$ A/-0.6 mA
CET	Count Enable Trickle Input	1.0/2.0	20 $\mu$ A/-1.2 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 $\mu$ A/-0.6 mA
$\overline{SR}$	Synchronous Reset Input (Active LOW)	1.0/2.0	20 $\mu$ A/-1.2 mA
$P_0$ - $P_3$	Parallel Data Inputs	1.0/1.0	20 $\mu$ A/-0.6 mA
$\overline{PE}$	Parallel Enable Input (Active LOW)	1.0/2.0	20 $\mu$ A/-1.2 mA
$Q_0$ - $Q_3$	Flip-Flop Outputs	50/33.3	-1 mA/20 mA
TC	Terminal Count Output	50/33.3	-1 mA/20 mA

## Functional Description

The 74F162A count modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: synchronous reset, parallel load, count-up and hold. Four control inputs—Synchronous Reset ( $\overline{SR}$ ), Parallel Enable ( $\overline{PE}$ ), Count Enable Parallel (CEP) and Count Enable Trickle (CET)—determine the mode of operation, as shown in the Mode Select Table. A LOW signal on  $\overline{SR}$  overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on  $\overline{PE}$  overrides counting and allows information on the Parallel Data ( $P_n$ ) inputs to be loaded into the flip-flops on the next rising edge of CP. With  $\overline{PE}$  and  $\overline{SR}$  HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The F162A uses D-type edge-triggered flip-flops and changing the  $\overline{SR}$ ,  $\overline{PE}$ , CEP and CET inputs when the CP is

in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 9. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the F568 datasheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers. In the F162A decade counters, the TC output is fully decoded and can only be HIGH in state 9. If a decade counter is preset to an illegal state, or assumes an illegal state when power is applied, it will return to the normal sequence within two counts, as shown in the State Diagram.

Logic Equations:

$$\text{Count Enable} = \text{CEP} \times \text{CET} \times \overline{\text{PE}}$$

$$\text{TC} = Q_0 \times \overline{Q_1} \times \overline{Q_2} \times Q_3 \times \text{CET}$$

## Mode Select Table


$\overline{SR}$	$\overline{PE}$	CET	CEP	Action on the Rising Clock Edge ( $\nearrow$ )
L	X	X	X	Reset (Clear)
H	L	X	X	Load ( $P_n \rightarrow Q_n$ )
H	H	H	H	Count (Increment)
H	H	L	X	No Change (Hold)
H	H	X	L	No Change (Hold)

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

## State Diagram



Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.



**Absolute Maximum Ratings** (Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	
Standard Output	-0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage (Min)	4000V

**Recommended Operating Conditions**

Free Air Ambient Temperature	0°C to +70°C
Supply Voltage	+4.5V to +5.5V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.


**DC Electrical Characteristics**

Symbol	Parameter	Min	Typ	Max	Units	V <sub>CC</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	10% V <sub>CC</sub>	2.5		V	Min	I <sub>OH</sub> = -1 mA
		5% V <sub>CC</sub>	2.7				I <sub>OH</sub> = -1 mA
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>		0.5	V	Min	I <sub>OL</sub> = 20 mA
I <sub>IH</sub>	Input HIGH Current			5.0	μA	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test			7.0	μA	Max	V <sub>IN</sub> = 7.0V
I <sub>CEX</sub>	Output HIGH Leakage Current			50	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
V <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	I <sub>ID</sub> = 1.9 μA All Other Pins Grounded
I <sub>OD</sub>	Output Leakage Circuit Current			3.75	μA	0.0	V <sub>ID</sub> = 150 mV All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current			-0.6	mA	Max	V <sub>IN</sub> = 0.5V (CP, CEP, P <sub>n</sub> , MR (F160A))
				-1.2	mA	Max	V <sub>IN</sub> = 0.5V (CET, SR (F162A), PE)
I <sub>OS</sub>	Output Short-Circuit Current	-60		-150	mA	Max	V <sub>OUT</sub> = 0V
I <sub>CC</sub>	Power Supply Current		37	55	mA	Max	V <sub>O</sub> = HIGH

AC Electrical Characteristics									
Symbol	Parameter	T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			T <sub>A</sub> = -55°C to +125°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF		T <sub>A</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF		Units
		Min	Typ	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Count Frequency	90	120		75		80		MHz
t <sub>PLH</sub>	Propagation Delay, Count	3.5	5.5	7.5	3.5	9.0	3.5	8.5	ns
t <sub>PHL</sub>	CP to Q <sub>n</sub> ( $\overline{PE}$ Input HIGH)	3.5	7.5	10.0	3.5	11.5	3.5	11.0	
t <sub>PLH</sub>	Propagation Delay, Load	4.0	6.0	8.5	4.0	10.0	4.0	9.5	ns
t <sub>PHL</sub>	CP to Q <sub>n</sub> ( $\overline{PE}$ Input LOW)	4.0	6.0	8.5	4.0	10.0	4.0	9.5	
t <sub>PLH</sub>	Propagation Delay	5.0	10.0	14.0	5.0	16.5	5.0	15.0	ns
t <sub>PHL</sub>	CP to TC	5.0	10.0	14.0	5.0	15.5	5.0	15.0	
t <sub>PLH</sub>	Propagation Delay	2.5	4.5	7.5	2.5	9.0	2.5	8.5	ns
t <sub>PHL</sub>	CET to TC	2.5	4.5	7.5	2.5	9.0	2.5	8.5	
AC Operating Requirements									
Symbol	Parameter	T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V		T <sub>A</sub> = -55°C to +125°C V <sub>CC</sub> = +5.0V		T <sub>A</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0V		Units	
		Min	Max	Min	Max	Min	Max		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	5.0				5.0		ns	
t <sub>S</sub> (L)	P <sub>n</sub> to CP	5.0				5.0			
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	2.0		2.5		2.0		ns	
t <sub>H</sub> (L)	P <sub>n</sub> to CP	2.0		2.5		2.0			
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	11.0		13.5		11.5		ns	
t <sub>S</sub> (L)	$\overline{PE}$ or $\overline{SR}$ to CP	8.5		10.5		9.5			
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	2.0		2.0		2.0		ns	
t <sub>H</sub> (L)	$\overline{PE}$ or $\overline{SR}$ to CP	0		0		0			
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	11.0		13.0		11.5		ns	
t <sub>S</sub> (L)	CEP or CET to CP	5.0		6.0		5.0			
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		0		ns	
t <sub>H</sub> (L)	CEP or CET to CP	0		0		0			
t <sub>W</sub> (H)	Clock Pulse Width (Load)	5.0		5.0		5.0		ns	
t <sub>W</sub> (L)	HIGH or LOW	5.0		5.0		5.0			
t <sub>W</sub> (H)	Clock Pulse Width (Count)	4.0		5.0		4.0		ns	
t <sub>W</sub> (L)	HIGH or LOW	6.0		8.0		7.0			


74F162A

**Physical Dimensions** inches (millimeters) unless otherwise noted



**16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide  
Package Number N16E

N16E (REV F)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)