
SCHS279D - DECEMBER 1998 - REVISED OCTOBER 2003

- 2-V to 6-V V<sub>CC</sub> Operation ('HC4511)
- 4.5-V to 5.5-V V<sub>CC</sub> Operation (CD74HCT4511)
- High-Output Sourcing Capability
  - 7.5 mA at 4.5 V (CD74HCT4511)
  - 10 mA at 6 V ('HC4511)
- Input Latches for BCD Code Storage
- Lamp Test and Blanking Capability
- Balanced Propagation Delays and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- 'HC4511
  - High Noise Immunity,
     N<sub>IL</sub> or N<sub>IH</sub> = 30% of V<sub>CC</sub> at V<sub>CC</sub> = 5 V
- CD74HCT4511
  - Direct LSTTL Input Logic Compatibility,
     V<sub>IL</sub> = 0.8 V Maximum, V<sub>IH</sub> = 2 V Minimum
  - CMOS Input Compatibility, I<sub>I</sub>  $\leq$  1  $\mu$ A at V<sub>OL</sub>, V<sub>OH</sub>

#### CD54HC4511 . . . F PACKAGE CD74HC4511 . . . E, M, OR PW PACKAGE CD74HCT4511 . . . E PACKAGE (TOP VIEW) 16 V<sub>CC</sub> $D_1$ **BCD** 15 🛮 f Inputs ΙT 14 🛮 g BL I 4 13**∏** a 7-Segment 12 b Œ Outputs 11 **∏** C $D_3$ \ D<sub>0</sub> 10 d Inputs е 9 DISPLAY



### description/ordering information

The CD54HC4511, CD74HC4511, and CD74HCT4511 are BCD-to-7 segment latch/decoder/drivers with four address inputs ( $D_0$ – $D_3$ ), an active-low blanking ( $\overline{BL}$ ) input, lamp-test ( $\overline{LT}$ ) input, and a latch-enable ( $\overline{LE}$ ) input that, when high, enables the latches to store the BCD inputs. When  $\overline{LE}$  is low, the latches are disabled, making the outputs transparent to the BCD inputs.

These devices have standard-size output transistors, but are capable of sourcing (at standard  $V_{OH}$  levels) up to 7.5 mA at 4.5 V. The HC types can supply up to 10 mA at 6 V.

### **ORDERING INFORMATION**

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	DDID E	T. b ( 05	CD74HC4511E	CD74HC4511E
	PDIP – E	Tube of 25	CD74HCT4511E	CD74HCT4511E
		Tube of 40 CD74HC4511M		
5500 1- 40500	SOIC - M	Reel of 2500	CD74HC4511M96	HC4511M
–55°C to 125°C		Reel of 250	CD74HC4511MT	
	TOOOD DW	Reel of 2000	CD74HC4511PWR	1114544
	TSSOP – PW	Reel of 250	CD74HC4511PWT	HJ4511
	CDIP – F	Tube of 25	CD54HC4511F3A	CD54HC4511F3A

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design quidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCHS279D - DECEMBER 1998 - REVISED OCTOBER 2003


#### **FUNCTION TABLE**

		11	NPUT	S			OUTPUTS							
LE	BL	LΤ	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	а	b	С	d	е	f	g	DISPLAY
Х	Χ	L	Х	Χ	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	8
Х	L	Н	Х	Χ	Χ	Χ	L	L	L	L	L	L	L	Blank
L	Н	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	L	0
L	Н	Н	L	L	L	Н	L	Н	Н	L	L	L	L	1
L	Н	Н	L	L	Н	L	Н	Н	L	Н	Н	L	Н	2
L	Н	Н	L	L	Н	Н	Н	Н	Н	Н	L	L	Н	3
L	Н	Н	L	Н	L	L	L	Н	Н	L	L	Н	Н	4
L	Н	Н	L	Н	L	Н	Н	L	Н	Н	L	Н	Н	5
L	Н	Н	L	Н	Н	L	L	L	Н	Н	Н	Н	Н	6
L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	L	L	L	7
L	Н	Н	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	8
L	Н	Н	Н	L	L	Н	Н	Н	Н	L	L	Н	Н	9
L	Н	Н	Н	L	Н	L	L	L	L	L	L	L	L	Blank
L	Н	Н	Н	L	Н	Н	L	L	L	L	L	Ly.	%r	Blank
L	Н	Н	Н	Н	L	L	L	L	L	L,	L L	L	L	Blank
L	Н	Н	Н	Н	L	Н	L	L	L	nL 3	FL.	L	<u> </u>	Blank
L	Н	Н	Н	Н	Н	L	L	L	20	<b>7</b>	La	$\langle E \rangle$	L	Blank
L	Н	Н	Н	Н	Н	Н	1	L		L	· 7.7	L	L	Blank
Н	Н	Н	Х	Χ	Х	X	†	†	†	(4)	†	†	†	†


X = Don't care

† Depends on BCD code previously applied when  $\overline{\text{LE}} = \text{L}$ NOTE: Display is blank for all illegal input codes (BCD > HLLH).

# function diagram



SCHS279D - DECEMBER 1998 - REVISED OCTOBER 2003



SCHS279D - DECEMBER 1998 - REVISED OCTOBER 2003

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input diode current, $I_{IK}$ ( $V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V) (see Note 1)	. ±20 mA
Continuous output source or sink current per output, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	
Continuous current through V <sub>CC</sub> or GND	. ±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): E package	. 67°C/W
M package	. 73°C/W
PW package	108°C/W
Lead temperature (during soldering):	
At distance $1/16 \pm 1/32$ in $(1.59 \pm 0.79 \text{ mm})$ from case for 10 s maximum	265°C
Unit inserted into a PC board (minimum thickness 1/16 in, 1.59 mm),	
with solder contacting lead tips only	300°C
Storage temperature, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions for 'HC4511 (see Note 3)

		TAT		T <sub>A</sub> = 25°C		T <sub>A</sub> = −55°C TO 125°C		T <sub>A</sub> = -40°C TO 85°C	
			MIN	MAX	MIN	MAX	MIN	MAX	
VCC	Supply voltage		2	6	2	6	2	6	V
		V <sub>CC</sub> = 2 V	1.5		1.5		1.5		
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15		3.15		3.15		V
		V <sub>CC</sub> = 6 V	4.2		4.2		4.2		
		V <sub>CC</sub> = 2 V		0.5		0.5		0.5	
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 4.5 V		1.35		1.35		1.35	V
		V <sub>CC</sub> = 6 V		1.8		1.8		1.8	
٧ <sub>I</sub>	Input voltage		0	VCC	0	VCC	0	VCC	V
٧o	Output voltage		0	VCC	0	VCC	0	VCC	V
		V <sub>CC</sub> = 2 V		1000		1000		1000	
t <sub>t</sub>		V <sub>CC</sub> = 4.5 V		500		500		500	ns
		VCC = 6 V		400		400		400	

NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

SCHS279D - DECEMBER 1998 - REVISED OCTOBER 2003

# recommended operating conditions for CD74HCT4511 (see Note 4)

		T <sub>A</sub> = 25°C			T <sub>A</sub> = -55°C TO 125°C		T <sub>A</sub> = -40°C TO 85°C	
		MIN	MAX	MIN	MAX	MIN	MAX	
VCC	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		2		V
VIL	Low-level input voltage		0.8		0.8		0.8	V
VI	Input voltage		VCC		VCC		VCC	V
VO	Output voltage		VCC		VCC		VCC	V
t <sub>t</sub>	Input transition (rise and fall) time		500		500		500	ns

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

'HC4511 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			T <sub>A</sub> = 25°C	T <sub>A</sub> = -		T <sub>A</sub> = −40°C TO 85°C		UNIT
			VCC	MIN MAX	MIN	MAX	MIN	MAX	
		4	2 V	1.9	1.9		1.9		
		I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.4		4.4		
VOH	$V_I = V_{IH}$ or $V_{IL}$		6 V	5.9	5.9		5.9		V
		$I_{OH} = -7.5 \text{ mA}$	4.5 V	3.98	3.7		3.84		
		$I_{OH} = -10 \text{ mA}$	6 V	5.48	5.2		5.34		
			2 V	0.1		0.1		0.1	
		IOL = 20 μA	4.5 V	0.1		0.1		0.1	
V <sub>OL</sub>	$V_{I} = V_{IH} \text{ or } V_{IL}$		6 V	0.1		0.1		0.1	V
		$I_{OL} = 4 \text{ mA}$	4.5 V	0.26		0.4		0.33	
		$I_{OL} = 5.2 \text{ mA}$	6 V	0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0	_	6 V	±0.1		±1		±1	μΑ
lcc	$V_I = V_{CC}$ or 0,	I <sub>O</sub> = 0	6 V	8		160		80	μΑ
C <sub>i</sub>		_		10		10		10	pF

SCHS279D - DECEMBER 1998 - REVISED OCTOBER 2003

#### CD74HCT4511

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vcc	T <sub>A</sub> = 25°C			T <sub>A</sub> = -55°C TO 125°C		T <sub>A</sub> = -40°C TO 85°C		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
.,	V VV	$I_{OH} = -20  \mu A$	457	4.4			4.4		4.4		.,
VOH	$V_I = V_{IH}$ or $V_{IL}$	$I_{OH} = -4 \text{ mA}$	4.5 V	3.98			3.7		3.84		V
.,	V VV	I <sub>OL</sub> = 20 μA	457			0.1		0.1		0.1	.,
VOL	$V_I = V_{IH}$ or $V_{IL}$	I <sub>OL</sub> = 4 mA	4.5 V			0.26		0.4		0.33	V
ΙĮ	$V_I = V_{CC}$ to GND		5.5 V			±0.1		±1		±1	μΑ
Icc	$V_I = V_{CC}$ or 0,	I <sub>O</sub> = 0	5.5 V			8		160		80	μΑ
ΔICC <sup>†</sup>	One input at V <sub>CC</sub> – Other inputs at 0 or		4.5 V to 5.5 V		100	360		490		450	μА
Ci						10		10		10	pF

<sup>†</sup> Additional quiescent supply current per input pin, TTL inputs high, 1 unit load. For dual-supply systems, theoretical worst-case  $(V_I = 2.4 \text{ V}, V_{CC} = 5.5 \text{ V})$  specification is 1.8 mA.

mA.		38
HCT INPUT LO	ADING TABLE	35.11
INPUT	UNIT LOADS‡	CI.
ĪŢ, ĪĒ	1.5	14
BL, Dn	0.3	

<sup>‡</sup>Unit load is  $\Delta I_{\hbox{\scriptsize CC}}$  limit specified in electrical characteristics table, e.g., 360  $\mu\text{A}$  maximum at 25°C.

# 'HC4511 timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		Vcс	T <sub>A</sub> = 25°C		T <sub>A</sub> = -55°C TO 125°C		T <sub>A</sub> = −40°C TO 85°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
		2 V	80		120		100		
t <sub>w</sub>	Pulse duration, LE low	4.5 V	16		24		20		ns
		6 V	14		20		17		
		2 V	60		90		75		
t <sub>su</sub>	Setup time, BCD inputs before LE↑	4.5 V	12		18		15		ns
		6 V	10		15		13		
		2 V	3		3		3		
t <sub>h</sub>	Hold time, BCD inputs before LE↑	4.5 V	3		3		3		ns
		6 V	3		3		3		

SCHS279D - DECEMBER 1998 - REVISED OCTOBER 2003

# 'HC4511

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	LOAD	VCC	T	ղ = 25°C	;	T <sub>A</sub> = -		T <sub>A</sub> = -		UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
				2 V			300		450		375	
	5	O . stm . st	C <sub>L</sub> = 50 pF	4.5 V			60		90		75	
	D <sub>n</sub>	Output		6 V			51		77		64	
			C <sub>L</sub> = 15 pF	5 V		25						
				2 V			270		405		340	
	LE	Output	C <sub>L</sub> = 50 pF	4.5 V			54		81		68	
	LE	Output		6 V			46		69		58	
			$C_{L} = 15  pF$	5 V		23						ns
<sup>t</sup> pd				2 V			220		330		275	ns
	BL	Output	$C_L = 50 \text{ pF}$	4.5 V			44		66		55	
	BL	Output		6 V		40	37		56		47	
			C <sub>L</sub> = 15 pF	5 V	a 3	18						
				2 V 🥏	2 73		160		240		200	
	LΤ	Output	C <sub>L</sub> = 50 pF	4.5 V	ll-	27.	32		48		40	
	LT O	Output		6 V	C	and the same	27		41		34	
			$C_{L} = 15 pF$	5 V		13						
				2 V			75		110		95	
t <sub>t</sub>		Any	$C_{L} = 50 \text{ pF}$	4.5 V			15		22		19	ns
				6 V			13		19		16	

SCHS279D - DECEMBER 1998 - REVISED OCTOBER 2003

#### CD74HCT4511

timing requirements over recommended operating free-air temperature range  $V_{CC}$  = 4.5 V (unless otherwise noted) (see Figure 2)

		T <sub>A</sub> = 25°C		T <sub>A</sub> = -55°C TO 125°C		T <sub>A</sub> = −40°C TO 85°C		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>W</sub>	Pulse duration, LE low	16		24		20		ns
t <sub>su</sub>	Setup time, BCD inputs before LE↑	16		24		20		ns
th	Hold time, BCD inputs before $\overline{\text{LE}}$ $\uparrow$	5		5		5		ns

#### CD74HCT4511

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	TO	LOAD	LOAD   Vac   1A = 25°C   TO 125°C   TO		- VCC		T <sub>A</sub> = 25°C		Ι ΙΔ = 25°C   405°C		T <sub>A</sub> = -		UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE		MIN	TYP	MAX	MIN	MAX	MIN	MAX			
	2	O . dm . d	C <sub>L</sub> = 50 pF	4.5 V		, X	60		90		75			
	D <sub>n</sub>	Output	C <sub>L</sub> = 15 pF	5 V	20	25	4							
	ĪĒ	Outroot	C <sub>L</sub> = 50 pF	4.5 V	732	-0	54		81		68			
	LE	Output	C <sub>L</sub> = 15 pF	5 V		23								
t <sub>pd</sub>	BL	O stant at	Cլ = 50 pF	4.5 V			44		66		55	ns		
	BL	Output	C <sub>L</sub> = 15 pF	5 V		18								
	ĪŦ	Outrad	C <sub>L</sub> = 50 pF	4.5 V			33		50		41			
	LI	Output	C <sub>L</sub> = 15 pF	5 V		13								
t <sub>t</sub>		Any	C <sub>L</sub> = 50 pF	4.5 V			15		22		19	ns		

# operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER					l
ſ	c .t	Development of the second state of the second	'HC4511	114		l
	Cpd1	Power dissipation capacitance	CD74HCT451	110	pF	I

f<sub>O</sub> = output frequency


C<sub>L</sub> = output load capacitance

V<sub>C</sub>C = supply voltage



SCHS279D - DECEMBER 1998 - REVISED OCTOBER 2003

#### PARAMETER MEASUREMENT INFORMATION - 'HC4511



NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_\Gamma$  = 6 ns,  $t_f$  = 6 ns.
- D. For clock inputs,  $f_{\text{max}}$  is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- tpLZ and tpHZ are the same as tdis.
- G. tpzL and tpzH are the same as ten.
- H. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCHS279D - DECEMBER 1998 - REVISED OCTOBER 2003

#### PARAMETER MEASUREMENT INFORMATION - CD74HCT4511



NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f$  = 6 ns,  $t_f$  = 6 ns.
- For clock inputs, f<sub>max</sub> is measured with the input duty cycle at 50%.
- The outputs are measured one at a time with one input transition per measurement.
- F. tpLz and tpHz are the same as tdis.
- G. tpzl and tpzH are the same as ten.
- H. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms





#### PACKAGE OPTION ADDENDUM

6-Dec-2006

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-8773301EA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD54HC4511F3A	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD74HC4511E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HC4511EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HC4511M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4511M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4511M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4511ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4511MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4511MTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4511PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4511PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4511PWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4511PWTE4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT4511E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HCT4511EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): Ti's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# PACKAGE OPTION ADDENDUM


6-Dec-2006

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- $E. \quad \text{Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.} \\$

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

# D (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- All linear dimensions are in inches (millimeters).
- A. All linear dimensions are in inches (millimeters).
  B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.


  E. Reference JEDEC MS-012 variation AC.



# PW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated